ASAHI KASEI
[AK2303LV]
FUNCTIONAL DESCRIPTION
PCM Data Interface
AK2303LV supports the following 3 PCM data formats
Long Frame Sync(LF)
Short Frame Sync(SF)
GCI
PCM data of both channels are multiplexed and interfaced through the common pins(DR,DX).The first 8bit is defined as B1
channel and the seconds 8bit is defined as B2 channel in the PCM data stream.
The order of PCM data is MSB first in each channel.
Selection of the interface mode
The GCI and ordinary PCM interface(LF,SF) are selectable through the CPU register as following table.
Either LF or SF is automatically selected by means of detecting the length of 8KHz frame signal in AK2303LV when PCM I/F
is set to “0”.
Register for PCM Interface mode select(Address:100
PCMIF
PCM Interface
0
1
LF or SF
GCI
Bit:5)
Comments
LF/SF are selected automatically
∗
Default value after power-on reset =LF/SF mode(PCMIF=0).
LONG FRAME( LF ) / SHORT FRAME ( SF )
Automatic LF/SF selection
AK2303LV monitors the duration of the FS “H” level and selects either LF or SF interface format automatically.
Period of FS=”H”
more than 2 clocks of BCLK
1 clock of BCLK
Timing of the interface
Interface format
LF
SF
16 bits PCM data (B1 and B2) is accommodated in 1 frame (125us) defined by 8kHz frame sync signal.
Although there are 32 time slots at maximum in 8kHz frame (when BCLK=4.096MHz), PCM data for AK2303LV occupy one
time slot for channel 0 and channel 1, as is indicated in following.
Frame Sync signal (FS)
8kHz reference signal. This signal indicated the timing and the frame position of 8kHz PCM interface.
Bit Clock (BCLK)
BCLK defines the PCM data rate. BCLK can be varied 4.096, 2.048MHz. All internal clock of the LSI is generated based on
this BCLK signal.
Register for BCLK frequency select(Address:101 Bit:7,6)
CLKSEL[1:0]
BCLK frequency
00
01
10
11
Reserved
Reserved
2.048MHz
4.096MHz
comments
Default value
2303-E-00
9
2001/09
AKM [ ASAHI KASEI MICROSYSTEMS ]
