欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK2303LV 参数 Datasheet PDF下载

AK2303LV图片预览
型号: AK2303LV
PDF下载: 下载PDF文件 查看货源
内容描述: 双PCM编解码器的模拟PBX线卡 [Dual PCM CODEC for PBX Analog Line Card]
分类和应用: 解码器编解码器电信集成电路电信电路光电二极管PC
文件页数/大小: 41 页 / 560 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK2303LV的Datasheet PDF文件第4页浏览型号AK2303LV的Datasheet PDF文件第5页浏览型号AK2303LV的Datasheet PDF文件第6页浏览型号AK2303LV的Datasheet PDF文件第7页浏览型号AK2303LV的Datasheet PDF文件第9页浏览型号AK2303LV的Datasheet PDF文件第10页浏览型号AK2303LV的Datasheet PDF文件第11页浏览型号AK2303LV的Datasheet PDF文件第12页  
ASAHI KASEI
[AK2303LV]
CIRCUIT DESCRIPTION
Block
AMPT0,1
AMPR0,1
Function
Op-amp for input gain adjustment. The gain is adjusted with external resistors.
The resistor larger than 10k
is recommended for the feedback resistor.
Op-amp for output gain adjustment. This op-amp is used as an inverting
amplifier. The gain is adjusted with external resistors. The resistor larger than
10k
is recommended for the feedback resistor.
Integrated anti-aliasing filter which prevents signals around the sampling rate
from folding back into the voice band. AAF is a 2nd order RC low-pass filter.
Converts analog signal to 8bit PCM data according to the companding schemes of
ITU recommendation G.711; A-law or u-law. The band limiting filter is also
integrated. The selection of companding schemes is set by ALAWN register or
hard pin as follows:
"H": u-Law
"L": A-Law
Expands 8bit PCM data according to A-law or u-law. The selection of
companding schemes is set by ALAWN register or hard pin as follows:
"H": u-Law
"L": A-Law
Extracts the inband signal from D/A output. It also corrects the sinx/x effect of
D/A output.
Provides the stable analog ground voltage using an on-chip band-gap reference
circuit which is temperature compensated. The output voltage is 1.5V for +3.3V
operation.
Gain selects of analog I/O signals. It is posibble to select gain from +6dB to -18dB
(1dB/step). Gain is defined by the internal register.
Interface to the internal register by using SCLK, DATA, and
CSN
pins.
PLL generates system clock of AK2303LV. Reference clock is BCLK More than
BCLK
LK.
0.22uF capacitance should be connected between LPC and VSS as a PLL Loop
filter.
PCM data rate is available for 4.096, 2.048MHz which synchronizes with BCLK.
Three kinds of data format (Long Frame, Short Frame,GCI) are available.
Data format is selected by the register “PCM IF”.
PCM IF = “L” LongFrame or ShortFrame (LF/SF are selected automatically)
PCM IF = “H” GCI
PCM data stream, which includes B1 and B2 data, is output through DX pin
and input through DR pin. B2 PCM data stream always follows B1 PCM data
stream.
B1/B2 and Ch0/Ch1 assignment is changed by the SEL2B
AAF0,1
A/D
D/A
SMF
BGREF
GA0T/R
GA1T/R
GATN
SERIAL I/F
PLL
PCM I/F
2303-E-00
8
2001/09