欢迎访问ic37.com |
会员登录 免费注册
发布采购

T9000 参数 Datasheet PDF下载

T9000图片预览
型号: T9000
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN网络终端节点( NTN )设备 [ISDN Network Termination Node (NTN) Device]
分类和应用: 综合业务数字网
文件页数/大小: 126 页 / 1581 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号T9000的Datasheet PDF文件第45页浏览型号T9000的Datasheet PDF文件第46页浏览型号T9000的Datasheet PDF文件第47页浏览型号T9000的Datasheet PDF文件第48页浏览型号T9000的Datasheet PDF文件第50页浏览型号T9000的Datasheet PDF文件第51页浏览型号T9000的Datasheet PDF文件第52页浏览型号T9000的Datasheet PDF文件第53页  
T9000  
Preliminary Data Sheet  
November 2000  
ISDN Network Termination Node (NTN) Device  
8 Device Operation Control (continued)  
8.1 Device Operation Register (continued)  
Table 46. Reserved 1: Reserved Register for Internal Use (0x55)  
Reg  
R/W  
R
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Reserved1  
RESET  
Default  
Bit #  
Symbol  
Name/Description  
Reserved Register for Internal Use.  
7—0  
Table 47. Reserved 2: Reserved Register for Internal Use (0x56)  
Reg  
R/W  
R/W  
Bit 7 Bit 6  
Bit 5  
U_FDEACT  
0
Bit 4  
U_R54T  
1
Bit 3  
Bit 2 Bit 1 Bit 0  
Reserved2  
RESET  
MLSE_POWER_DN  
0
Default  
Bit #  
7—6  
5
Symbol  
Name/Description  
Reserved for Internal Use.  
U-Interface Force Deactivation. When the NTN device is in LT mode  
U_FDEACT  
[DOCR(NT_LT=1)], setting this bit to 1 forces the NTN device to send three or  
four U superframes of dea = 0 and then switch the transceiver off.  
When the NTN device is in NT mode, this bit has no effect.  
4
U_R54T  
Transmit Reserved Bit. When the NTN device is in LT mode [DOCR(NT_LT=1)],  
this bit is sent as the R54 reserved bit.  
When the NTN device is in NT mode, this bit has no effect.  
3
Maximum Likelihood Sequence Estimation, Powerdown. This bit, when set to  
1, powers down the MLSE algorithm in the T9000 device, thereby providing a  
power savings of approximately 15 mW, but the T9000 device does not pass the  
ETSI performance test on loop3 (and loop3 reversed) with +2.5 dB noise level,  
when this bit is set to 1.  
MLSE_POWER_DN  
Thus, this bit needs to be set to 0 to pass the ETSI performance test on loop3  
(and loop3 reversed) with +2.5 dB noise level.  
Note: When setting this bit to 1, care must be taken to not change the other bit  
values in this register. The user must perform a read, modify, and write  
operation when changing this bit value, to make sure other bit values are  
unchanged.  
2—0  
Reserved for Internal Use.  
Table 48. Reserved 3: Reserved Register for Internal Use (0x57)  
Reg  
R/W  
R
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Reserved3  
RESET  
Default  
Bit #  
Symbol  
Name/Description  
Reserved Register for Internal Use.  
7—0  
Lucent Technologies Inc.  
49  
 复制成功!