欢迎访问ic37.com |
会员登录 免费注册
发布采购

T8102A 参数 Datasheet PDF下载

T8102A图片预览
型号: T8102A
PDF下载: 下载PDF文件 查看货源
内容描述: H.100 / H.110接口和时隙交换 [H.100/H.110 Interface and Time-Slot Interchangers]
分类和应用:
文件页数/大小: 112 页 / 1382 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号T8102A的Datasheet PDF文件第78页浏览型号T8102A的Datasheet PDF文件第79页浏览型号T8102A的Datasheet PDF文件第80页浏览型号T8102A的Datasheet PDF文件第81页浏览型号T8102A的Datasheet PDF文件第83页浏览型号T8102A的Datasheet PDF文件第84页浏览型号T8102A的Datasheet PDF文件第85页浏览型号T8102A的Datasheet PDF文件第86页  
Ambassador T8100A, T8102, and T8105  
H.100/H.110 Interfaces and Time-Slot Interchangers  
Advance Data Sheet  
November 1999  
3 Using the TSI Devices (continued)  
3.4 Using the LAR, AMR, and IDR for Connections (continued)  
3.4.3 Programming Examples  
;All programming examples included are in a pseudoassembler format.  
;The basic commands used are the “move direct” and “move indirect.”  
;A move direct command is indicated by the letters “MD” followed by  
;the register name, then the data. Similarly, a move indirect command  
;is indicated by the letters “MI” followed by the register name, then by  
;data or another register reference (the register may not be indirect).  
;The semicolon delineates comments. Direct data is followed by the  
;letter “h” for Hex and “b” for binary.  
;*******EXAMPLE #1 - Set Up Clocks, Local Bus, H-Bus, and Framers  
;
;*******Misc. Stuff  
;
MD,AMR,00h  
;Define control space  
;all specific register names are equivalent  
;to the LAR addresses (from Table 11)  
;
;
;*******Set up Clocks  
;**Main Clock Register  
MD,IDR,0C2h  
;Load IDR with values for bit slider on, slave mode,  
;and synced to ECTF Bus A Clocks  
MI,CKM,IDR  
;
;The data in IDR is moved into CKM via the LAR register.  
;**NETREF Registers  
MD,IDR,88h  
;Set up NETREF from Local Reference 0, 2.048 MHz bit clock  
in, divided value  
;value out (i.e., 8 kHz), enable the DJAT connections  
;Move the data to CKN  
;Set up NETREF divider with divide-by-256  
;Move the data to CKND  
MI,CKN,IDR  
MD,IDR,0FFh  
MI,CKND,IDR  
;
;**Programmable Clocks  
MD,IDR,26h  
;This selects the oscillator for the TCLKOUT, A Clock  
outputs off, and  
;driving ECTF B Clocks  
MI,CKP,IDR  
;
;Move the data  
;**Clock Resources  
MD,IDR,40h  
;Synced to bus so select Resource divider, x16 on PLL #1 &  
x8 PLL #2, SC Clocks off  
MI,CKR,IDR  
MD,IDR,01h  
;Make it so  
;Set up Resource divider with divide-by-2 for 4 MHz signal  
into PLL #1  
MI,CKRD,IDR  
;
;Move the data to divider  
78  
Lucent Technologies Inc.  
 复制成功!