欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7123KSTZ140 参数 Datasheet PDF下载

ADV7123KSTZ140图片预览
型号: ADV7123KSTZ140
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS , 330 MHz的三路10位高速视频DAC [CMOS, 330 MHz Triple 10-Bit High Speed Video DAC]
分类和应用: 转换器数模转换器PC
文件页数/大小: 24 页 / 340 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADV7123KSTZ140的Datasheet PDF文件第1页浏览型号ADV7123KSTZ140的Datasheet PDF文件第2页浏览型号ADV7123KSTZ140的Datasheet PDF文件第4页浏览型号ADV7123KSTZ140的Datasheet PDF文件第5页浏览型号ADV7123KSTZ140的Datasheet PDF文件第6页浏览型号ADV7123KSTZ140的Datasheet PDF文件第7页浏览型号ADV7123KSTZ140的Datasheet PDF文件第8页浏览型号ADV7123KSTZ140的Datasheet PDF文件第9页  
ADV7123
SPECIFICATIONS
5 V SPECIFICATIONS
V
AA
= 5 V ± 5%, V
REF
= 1.235 V, R
SET
= 560 Ω, C
L
= 10 pF. All specifications T
MIN
to T
MAX
unless otherwise noted, T
J MAX
= 110°C.
Table 1.
Parameter
STATIC PERFORMANCE
Resolution (Each DAC)
Integral Nonlinearity (BSL)
Differential Nonlinearity
DIGITAL AND CONTROL INPUTS
Input High Voltage, V
IH
Input Low Voltage, V
IL
Input Current, I
IN
PSAVE Pull-Up Current
Input Capacitance, C
IN
ANALOG OUTPUTS
Output Current
DAC-to-DAC Matching
Output Compliance Range, V
OC
Output Impedance, R
OUT
Output Capacitance, C
OUT
Offset Error
Gain Error
VOLTAGE REFERENCE, EXTERNAL AND
INTERNAL
Reference Range, V
REF
POWER DISSIPATION
Digital Supply Current
Min
10
−1
−1
2
−1
20
10
2.0
2.0
1.0
0
100
10
−0.025
−5.0
+0.025
+5.0
26.5
18.5
5
1.4
0.8
+1
Typ
Max
Unit
Bits
LSB
LSB
V
V
μA
μA
pF
mA
mA
%
V
pF
% FSR
% FSR
Test Conditions
±0.4
±0.25
+1
+1
Guaranteed Monotonic
V
IN
= 0.0 V or V
DD
Green DAC, SYNC = high
RGB DAC, SYNC = low
I
OUT
= 0 mA
Tested with DAC output = 0 V
FSR = 17.62 mA
1.12
1.235
3.4
10.5
18
67
8
2.1
0.1
1.35
9
15
25
72
5.0
0.5
V
mA
mA
mA
mA
mA
mA
%/%
f
CLK
= 50 MHz
f
CLK
= 140 MHz
f
CLK
= 240 MHz
R
SET
= 560 Ω
R
SET
= 4933 Ω
PSAVE = low, digital, and control inputs at V
DD
Analog Supply Current
Standby Supply Current
Power Supply Rejection Ratio
1
2
Temperature range T
MIN
to T
MAX
: −40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz.
Gain error = {(Measured (FSC)/Ideal (FSC) − 1) × 100}, where Ideal = V
REF
/R
SET
× K × (0x3FFH) and K = 7.9896.
3
Digital supply is measured with a continuous clock that has data input corresponding to a ramp pattern and with an input level at 0 V and V
DD
.
4
These maximum/minimum specifications are guaranteed by characterization to be over the 4.75 V to 5.25 V range.
Rev. D | Page 3 of 24