欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7008JP50 参数 Datasheet PDF下载

AD7008JP50图片预览
型号: AD7008JP50
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS DDS调制器 [CMOS DDS Modulator]
分类和应用: 数据分配系统
文件页数/大小: 16 页 / 507 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7008JP50的Datasheet PDF文件第1页浏览型号AD7008JP50的Datasheet PDF文件第3页浏览型号AD7008JP50的Datasheet PDF文件第4页浏览型号AD7008JP50的Datasheet PDF文件第5页浏览型号AD7008JP50的Datasheet PDF文件第6页浏览型号AD7008JP50的Datasheet PDF文件第7页浏览型号AD7008JP50的Datasheet PDF文件第8页浏览型号AD7008JP50的Datasheet PDF文件第9页  
AD7008–SPECIFICATIONS
Parameter
SIGNAL DAC SPECIFICATIONS
Resolution
Update Rate (f
MAX
)
IOUT Full Scale
Output Compliance
DC Accuracy
Integral Nonlinearity
Differential Nonlinearity
DDS SPECIFICATIONS
2
Update Rate (f
MAX
)
Dynamic Specifications
Signal-to-Noise
Total Harmonic Distortion
Spurious Free Dynamic Range (SFDR)
3
Narrow Band (± 50 kHz)
Wide Band (± 2 MHz)
VOLTAGE REFERENCE
Internal Reference @ +25°C
4
Reference TC
V
REF
Overdrive
5
LOGIC INPUTS
V
INH
, Input High Voltage
V
INL
, Input Low Voltage
I
INH
, Input Current
C
IN
, Input Capacitance
POWER SUPPLIES
V
DD
I
AA
I
DD
I
AA
+ I
DD
f
CLK
= Max
Sleep = V
DD
NOTES
1
2
1
(V
AA
= V
DD
= +5 V
±
5%; T
A
= T
MIN
to T
MAX
, R
SET
= 390
Ω,
R
LOAD
= 1
for
IOUT and
IOUT,
unless otherwise noted)
Min
10
20
20
1
+1
±
1
20
+1
±
1
50
50
–53
20
1
50
Min
10
AD7008AP20
Typ
Max
AD7008JP50
Typ
Max
Units
Bits
MSPS
mA
Volts
LSB
LSB
MSPS
dB
dB
Test Conditions/
Comments
50
–55
f
CLK
= f
MAX
,
f
OUT
= 2 MHz
f
CLK
= f
MAX
,
f
OUT
= 2 MHz
f
CLK
= 6.25 MHz,
f
OUT
= 2.11 MHz
–70
–55
1.2
0
V
DD
–0.9
0.9
10
10
4.75
5.25
26
22 + 1.5/MHz
80
110
10
1.27
300
2
1.35
–70
–55
1.2
0
V
DD
–0.9
0.9
10
10
4.75
26
22 + 1.5/MHz
125
160
20
5.25
1.27
300
2
1.35
dBc
dBc
Volts
ppm/°C
V
Volts
Volts
µA
pF
Volts
mA
mA
mA
mA
R
SET
= 390
Operating temperature ranges as follows: A Version: –40°C to +85°C; J Version: 0°C to +70°C.
All dynamic specifications are measured using IOUT. 100% Production tested.
3
f
CLK
= 6.25 MHz, Frequency Word = 5671C71C HEX, f
OUT
= 2.11 MHz.
4
V
REF
may be externally driven between 0 and V
DD
.
5
Do not allow reference current to cause power dissipation beyond the limit of I
AA
+ I
DD
shown above.
Specifications subject to change without notice.
–2–
REV. B