欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7008JP50 参数 Datasheet PDF下载

AD7008JP50图片预览
型号: AD7008JP50
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS DDS调制器 [CMOS DDS Modulator]
分类和应用: 数据分配系统
文件页数/大小: 16 页 / 507 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7008JP50的Datasheet PDF文件第2页浏览型号AD7008JP50的Datasheet PDF文件第3页浏览型号AD7008JP50的Datasheet PDF文件第4页浏览型号AD7008JP50的Datasheet PDF文件第5页浏览型号AD7008JP50的Datasheet PDF文件第6页浏览型号AD7008JP50的Datasheet PDF文件第7页浏览型号AD7008JP50的Datasheet PDF文件第8页浏览型号AD7008JP50的Datasheet PDF文件第9页  
a
FEATURES
Single +5 V Supply
32-Bit Phase Accumulator
On-Chip COSINE and SINE Look-Up Tables
On-Chip 10-Bit DAC
Frequency, Phase and Amplitude Modulation
Parallel and Serial Loading
Software and Hardware Power Down Options
20 MHz and 50 MHz Speed Grades
44-Pin PLCC
APPLICATIONS
Frequency Synthesizers
Frequency, Phase or Amplitude Modulators
DDS Tuning
Digital Modulation
CMOS
DDS Modulator
AD7008
phase modulation, frequency modulation, and both in-phase and
quadrature amplitude modulation suitable for QAM and SSB
generation.
Clock rates up to 20 MHz and 50 MHz are supported. Fre-
quency accuracy can be controlled to one part in 4 billion.
Modulation may be effected by loading registers either through
the parallel microprocessor interface or the serial interface. A
frequency-select pin permits selection between two frequencies
on a per cycle basis.
The serial and parallel interfaces may be operated independently
and asynchronously from the DDS clock; the transfer control
signals are internally synchronized to prevent metastability prob-
lems. The synchronizer can be bypassed to reduce the transfer
latency in the event that the microprocessor clock is synchro-
nous with the DDS clock.
A power-down pin allows external control of a power-down
mode (also accessible through the microprocessor interface)
The AD7008 is available in 44-pin PLCC.
PRODUCT HIGHLIGHT
PRODUCT DESCRIPTION
The AD7008 direct digital synthesis chip is a numerically con-
trolled oscillator employing a 32-bit phase accumulator, sine and
cosine look-up tables and a 10-bit D/A converter integrated on a
single CMOS chip. Modulation capabilities are provided for
1. Low Power
2. DSP/µP Interface
3. Completely Integrated
FUNCTIONAL BLOCK DIAGRAM
V
AA
CLOCK
FSELECT
FREQ0
REG
32
32
MUX
32
FREQ1
REG
PHASE
ACCUMULATOR
12
COS
10
PHASE REG
SCLK
SDATA
32-BIT SERIAL REGISTER
IQMOD [9:0]
32
SIN
12
12
SIN/COS
ROM
10
10
10
GND
FS ADJUST
V
REF
IQMOD [19:10]
10
10
10
10-BIT DAC
IOUT
FULLSCALE
ADJUST
COMP
Σ
Σ
Σ
IOUT
AD7008
32-BIT PARALLEL REGISTER
COMMAND REG
MPU INTERFACE
TRANSFER LOGIC
D0
D15
WR
CS
TC0
TC3
LOAD
TEST
RESET
SLEEP
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1995
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703