欢迎访问ic37.com |
会员登录 免费注册
发布采购

PAC5225QM 参数 Datasheet PDF下载

PAC5225QM图片预览
型号: PAC5225QM
PDF下载: 下载PDF文件 查看货源
内容描述: [Power Application Controller]
分类和应用:
文件页数/大小: 71 页 / 931 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号PAC5225QM的Datasheet PDF文件第43页浏览型号PAC5225QM的Datasheet PDF文件第44页浏览型号PAC5225QM的Datasheet PDF文件第45页浏览型号PAC5225QM的Datasheet PDF文件第46页浏览型号PAC5225QM的Datasheet PDF文件第48页浏览型号PAC5225QM的Datasheet PDF文件第49页浏览型号PAC5225QM的Datasheet PDF文件第50页浏览型号PAC5225QM的Datasheet PDF文件第51页  
PAC5225  
Power Application Controller  
13.2.3. EMUX Control  
A dedicated low latency interface controllable by the auto-sampling sequencer or register control allows changing the ADC  
premultiplexer and asserting/deasserting the S/H circuit in the configurable analog front end, allowing back to back  
conversions of multiple analog inputs without microcontroller interaction.  
13.3. Electrical Characteristics  
Table 27. ADC and Auto-Sampling Sequencer Electrical Characteristics  
(VSYS = VCCIO = 5V, VCC33 = 3.3V, VCC18 = 1.8V, and TA = -40°C to 105°C unless otherwise specified.)  
UNI  
T
SYMBOL  
ADC  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
fADCLK  
ADC conversion clock input  
ADC conversion time  
16  
1
MHz  
μs  
tADCONV  
fADCLK = 16MHz  
ADC resolution  
10  
bits  
ADC effective resolution  
ADC differential non-linearity (DNL)  
ADC integral non-linearity (INL)  
ADC offset error  
9.2  
bits  
±0.5  
±1  
LSB  
LSB  
%FS  
%FS  
0.6  
ADC gain error  
0.12  
Reference Voltage  
VREFADC  
ADC reference voltage input  
2.5  
V
Sample and Hold  
tADCSH  
CADCIC  
Input Voltage Range  
ADC sample and hold time  
fADCLK = 16MHz  
188  
1.3  
ns  
ADC input capacitance  
pF  
VADCIN  
ADC input voltage range  
ADC multiplexer input  
0
VREFADC  
V
EMUX Clock Speed  
fEMUXCLK  
EMUX engine clock input  
50  
MHz  
PLL Clock Speed  
fOUTPLL  
PLL output frequency  
TA = -40°C to 85°C  
TA = 85°C to 105°C  
3.5  
3.5  
100  
80  
MHz  
MHz  
- 47 -  
Rev 2.0‒September 22, 2017  
 复制成功!