欢迎访问ic37.com |
会员登录 免费注册
发布采购

P4C1024L 参数 Datasheet PDF下载

P4C1024L图片预览
型号: P4C1024L
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗128K ×8 CMOS静态RAM [LOW POWER 128K x 8 CMOS STATIC RAM]
分类和应用:
文件页数/大小: 11 页 / 281 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P4C1024L的Datasheet PDF文件第1页浏览型号P4C1024L的Datasheet PDF文件第2页浏览型号P4C1024L的Datasheet PDF文件第3页浏览型号P4C1024L的Datasheet PDF文件第5页浏览型号P4C1024L的Datasheet PDF文件第6页浏览型号P4C1024L的Datasheet PDF文件第7页浏览型号P4C1024L的Datasheet PDF文件第8页浏览型号P4C1024L的Datasheet PDF文件第9页  
P4C1024L  
READ CYCLE NO. 1 (OE CONTROLLED)(1)  
READ CYCLE NO. 2 (ADDRESS CONTROLLED)  
READ CYCLE NO. 3 (CE CONTROLLED)  
Notes:  
4. Transition is measured ± 200 mV from steady state voltage prior  
1. WE is HIGH for READ cycle.  
to change, with loading as specified in Figure 1. This parameter  
is sampled and not 100% tested.  
5. READ Cycle Time is measured from the last valid address to the  
first transitioning address.  
2. CE1 and OE is LOW, and CE2 is HIGH for READ cycle.  
3. ADDRESS must be valid prior to, or coincident with later of  
CE1 transition LOW or CE2 transition HIGH.  
Document # SRAM125 REV C  
Page 4 of 10