EM785830AA
8-bit Micro-controller
Bit 6 (RBF) : SPI’s RBF interrupt mask
0/1 Î disable/enable interrupt
Bit 7(PWM2) : PWM2 one period reach interrupt mask.
IOCF (Interrupt mask)
(Interrupt mask register)
Bit7
INT3
Bit6
-
Bit5
-
Bit4
-
Bit3
INT0
Bit2
CNT2
R/W-0
Bit1
CNT1
R/W-0
Bit0
TCIF
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Bit 0 ~ 3 ; Bit 7 : interrupt enable bit
0 Î disable interrupt
1 Î enable interrupt
Bit 4~Bit6 : (remain these values to “0”othwise it will generate unpredicted interrupts)
The status after interrupt and the interrupt sources list as the table below.
Interrupt signal
GREEN mode
NORMAL mode
RA(7,6)=(x,0)
no SLEP
RA(7,6)=(x,1)
no SLEP
TCC time out
IOCF bit0=1
And "ENI"
Interrupt
Interrupt
(jump to address 8 at
page0)
(jump to address 8 at
page0)
COUNTER1 time out Interrupt
Interrupt
IOCF bit1=1
And "ENI"
(jump to address 8 at
page0)
(jump to address 8 at
page0)
COUNTER2 time out Interrupt
Interrupt
IOCF bit2=2
And "ENI"
PORT70; 3
IOCF bit3 bit7 =1
And "ENI"
RBF
(jump to address 8 at
(jump to address 8 at
page0)
page0)
Interrupt
Interrupt
(jump to address 8 at
page0)
(jump to address 8 at
page0)
Interrupt <ps>
(jump to address 8 at
page0)
Interrupt
IOCE bit6 = 1
And “ENI
ADI
(jump to address 8 at
page0)
No function
Interrupt
IOCE bit5 = 1
And “ENI
PWM1
(jump to address 8 at
page0)
Interrupt <ps>
(jump to address 8 at
page0)
Interrupt
IOCE bit4 = 1
And “ENI
PWM2
(jump to address 8 at
page0)
Interrupt <ps>
(jump to address 8 at
page0)
Interrupt
IOCE bit7 = 1
And “ENI
(jump to address 8 at
page0)
<Note> PORT70 's interrupt function is controlled by IOCF bit 3. It's falling edge or rising edge trigger
(controlled by CONT register bit7).
PORT73 's interrupt function is controlled by IOCF bit 7. They are falling edge trigger.
ADI interrupt source function is controlled by RE PAGE0 bit 5. It is rising edge trigger after ADC
sample complete.
<ps> It only happens when master and 16.386kHz mode is selected.
__________________________________________________________________________________________________________________________________________________________________
* This specification is subject to be changed without notice.
26
12/1/2004 V1.6