欢迎访问ic37.com |
会员登录 免费注册
发布采购

PKM32AG-Q 参数 Datasheet PDF下载

PKM32AG-Q图片预览
型号: PKM32AG-Q
PDF下载: 下载PDF文件 查看货源
内容描述: EAGLE是一款多媒体处理器.EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。 [EAGLE是一款多媒体处理器。EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。]
分类和应用: 解码器编码器控制器
文件页数/大小: 235 页 / 4257 K
品牌: ETC [ ETC ]
 浏览型号PKM32AG-Q的Datasheet PDF文件第75页浏览型号PKM32AG-Q的Datasheet PDF文件第76页浏览型号PKM32AG-Q的Datasheet PDF文件第77页浏览型号PKM32AG-Q的Datasheet PDF文件第78页浏览型号PKM32AG-Q的Datasheet PDF文件第80页浏览型号PKM32AG-Q的Datasheet PDF文件第81页浏览型号PKM32AG-Q的Datasheet PDF文件第82页浏览型号PKM32AG-Q的Datasheet PDF文件第83页  
Ver 1.3  
PRELIMINARY  
EAGLE  
Features  
z
z
z
Supports 8-bit NAND Flash Memory  
Programmable NAND Flash Memory Access Cycle control logic  
Supports Auto boot mode  
After a power-on-reset, first 2048 Bytes data in the first NAND Flash memory block is automatically  
transferred to the 2-KByte internal memory. Program is executed from the internal memory.  
The 2-KByte internal memory may be used as a buffer.  
Hardware Error Correcting Code Detecting Block is included. ECC parity bit is computed in hardware  
when writing or reading 512 Bytes data to and from NAND Flash memory.  
z
z
Date read/write operation  
1. Configure NFMCFG register to select bank for data transfer and set timing.  
2. Write NAND Flash command to NFMCMD register.  
3. Write intended NAND Flash address to NFMADDR register. Perform write operation according to the  
necessary address cycles.  
4. Read/write operations are performed for the number of data required. Check the Ready/Busyx signal prior to  
doing read/write operation.  
Data transfer using internal memory  
Data transfer can be performed using the 2-KByte internal memory by programming the bits [4:0] of NFMCON  
register. For the small type NAND flash memory, only 512-byte transfer is allowed. While 512-byte and 1024-byte  
data transfer is possible using the large type NAND flash memory. The NAND Flash controller accesses the  
NFMLSM/NFMHSM registers to obtain the starting address of internal memory(SRAM) for data transfer operation.  
Upper  
1024 Bytes  
NAND  
Flash  
Memory  
Lower  
1024 Bytes  
Figure 3-8 Transmission through Internal Memory of NAND Flash Controller  
Data transfer by GDMA  
NAND Flash Controller supports DMA transfer using GDMA. This is done by first setting the GDMA controller  
registers followed by NAND Flash controller register. When the GDMA enable bit in NFMCON register is set,  
GDMA controller executes data transfer with NAND flash memory through the NAND Flash controller. Large type  
NAND Flash memory supports up to 2048-byte transfer while small type NAND Flash memory only allows a  
maximum of 512-byte transfer.  
79  
CONFIDENTIAL  
Beijing Peak Microtech Co.Ltd.  
 复制成功!