a-Si TFT LCD Single Chip Driver
240RGBx320 Resolution and 262K color
ILI9325
Set I/D AM, HAS/HEA, VSA/VEA
Set address M
Dummy read (invalid data)
GRAM -> Read data latch
Read Output (data of address M)
Read datalatch -> DB[17:0]
Read Output (data of address M+1)
Read datalatch -> DB[17:0]
Set address N
Dummy read (invalid data)
GRAM -> Read data latch
Read Output (data of address N)
Read datalatch -> DB[17:0]
Figure 31 GRAM Data Read Back Flow Chart
8.2.21. Power Control 7 (R29h)
R/W
RS
D15 D14
D13 D12 D11
D10
D9
D8 D7
D6
D5
D4
D3
D2
D1
D0
W
1
0
0
0
0
0
0
0
0
0
0
VCM5 VCM4 VCM3 VCM2 VCM1 VCM0
VCM[5:0] Set the internal VcomH voltage.
VCM5 VCM4 VCM3 VCM2 VCM1 VCM0
VCOMH
VREG1OUT
0.685
VREG1OUT
0.690
VREG1OUT
0.695
VREG1OUT
0.700
VCM5 VCM4 VCM3VCM2 VCM1 VCM0
VCOMH
x
x
x
x
x
VREG1OUT
0.845
VREG1OUT
0.850
VREG1OUT
0.855
VREG1OUT
0.860
x
x
x
x
x
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
0
0
0
0
0
0
1
1
0
1
0
1
1
0
0
0
0
0
1
1
0
1
0
VREG1OUT
VREG1OUT
The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.
Page 70 of 111
Version: 0.35