RTL8100C & RTL8100CL
Datasheet
5.33. NWay Test Register (Offset 0070h-0071h, R/W)
Table 33. NWay Test Register
Description/Usage
Reserved.
1: Set NWay to loopback mode
Reserved.
Bit
15-8
7
6-4
3
2
1
0
Name
-
NWLPBK
-
ENNWLE
FLAGABD
FLAGPDF
FLAGLSC
Default/Attribute
-
0, RW
-
0, RW
0, RO
0, RO
0, RO
1: LED0 Pin indicates linkpulse
1: Auto negotiation experienced ability detect state
1: Auto negotiation experienced parallel detection fault state
1: Auto negotiation experienced link status check state
5.34. RX_ER Counter (Offset 0072h-0073h, R)
Table 34. RX_ER Counter
Bit
Name
Description/Usage
Default/Attribute
15-0
RXERCNT
This 16-bit counter increments by 1 for each valid packet
received. It is cleared to zero by a read command.
h'[0000],
R
5.35. CS Configuration Register (Offset 0074h-0075h, R/W)
Table 35. CS Configuration Register
Bit
15
14-10
9
Name
Testfun
-
Description/Usage
1: Auto negotiation to speed up internal timer
Reserved.
Active low TPI link disable signal. When low, TPI still transmits
link pulses and TPI maintains a good link state.
The HEARTBEAT function is only valid in 10Mbps mode.
1: HEARTBEAT enable
Default/Attribute
0, WO
-
1, RW
LD
8
HEARTBEAT
1, RW
0: HEARTBEAT disable
7
6
JBEN
1: Enable jabber function
0: Disable jabber function
Used to login a forced good link at 100Mbps for diagnostic
purposes.
1, RW
1, RW
F_LINK_100
1: Disable
0: Enable
5
F_Connect
Assertion of this bit forces the disconnect function to be
bypassed.
0, RW
4
3
-
Reserved.
-
Con_status
This bit indicates the status of the connection.
1: Valid connected link detected
0: Disconnected link detected
Assertion of this bit configures the LED1 pin to indicate
connection status.
0, RO
2
Con_status_En
0, RW
1
0
-
Reserved.
Bypass Scramble.
-
PASS_SCR
0, RW
Single-Chip Fast Ethernet Controller
33
Track ID: JATR-1076-21 Rev. 1.06
ETC [ ETC ]
