欢迎访问ic37.com |
会员登录 免费注册
发布采购

RTL8100CL-LF 参数 Datasheet PDF下载

RTL8100CL-LF图片预览
型号: RTL8100CL-LF
PDF下载: 下载PDF文件 查看货源
内容描述: 电源管理单芯片快速以太网控制器 [SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT]
分类和应用: 外围集成电路控制器LTE局域网以太网以太网:16GBASE-T
文件页数/大小: 73 页 / 652 K
品牌: ETC [ ETC ]
 浏览型号RTL8100CL-LF的Datasheet PDF文件第33页浏览型号RTL8100CL-LF的Datasheet PDF文件第34页浏览型号RTL8100CL-LF的Datasheet PDF文件第35页浏览型号RTL8100CL-LF的Datasheet PDF文件第36页浏览型号RTL8100CL-LF的Datasheet PDF文件第38页浏览型号RTL8100CL-LF的Datasheet PDF文件第39页浏览型号RTL8100CL-LF的Datasheet PDF文件第40页浏览型号RTL8100CL-LF的Datasheet PDF文件第41页  
RTL8100C & RTL8100CL  
Datasheet  
Bit  
3
2
1
0
R/W  
R
R
R
R
Symbol  
OWN3  
OWN2  
OWN1  
OWN0  
Description  
OWN bit of Descriptor 3.  
OWN bit of Descriptor 2.  
OWN bit of Descriptor 1.  
OWN bit of Descriptor 0.  
5.26. Basic Mode Control Register (Offset 0062h-0063h, R/W)  
Table 26. Basic Mode Control Register  
Bit  
Name  
Description/Usage  
Default/Attribute  
15  
Reset  
This bit sets the status and control registers of the PHY (register  
0062-0074H) to the default state. This bit is self-clearing.  
1: Software reset  
0, RW  
0: Normal operation  
14  
13  
-
Reserved.  
This bit sets the network speed.  
1: 100Mbps  
-
Spd_Set  
0, RW  
0: 10Mbps. This bit’s initial value comes from the 93C46  
12  
Auto Negotiation This bit enables/disables the NWay auto-negotiation function.  
0, RW  
Enable  
(ANE)  
1: Enable auto-negotiation, bit13 will be ignored.  
0: Disables auto-negotiation, bit13 and bit8 will determine the  
link speed and the data transfer mode, respectively. This bit’s  
initial value comes from the 93C46.  
Reserved.  
11-10  
9
-
-
Restart Auto  
Negotiation  
This bit allows the NWay auto-negotiation function to be reset.  
1: Re-start auto-negotiation  
0, RW  
0: Normal operation  
8
Duplex Mode  
This bit sets the duplex mode.  
0, RW  
1: Full-duplex  
0: Normal operation. This bit’s initial value comes from the  
93C46.  
7-0  
-
Reserved.  
-
5.27. Basic Mode Status Register (Offset 0064h-0065h, R)  
Table 27. Basic Mode Status Register  
Bit  
Name  
Description/Usage  
Default/Attribute  
15  
100Base-T4  
1: Enable 100Base-T4 support  
0: Disable 100Base-T4 support  
0, RO  
14  
13  
12  
11  
100Base_TX_ FD 1: Enable 100Base-TX full-duplex support  
0: Disable 100Base-TX full-duplex support  
100BASE_TX_HD 1: Enable 100Base-TX half-duplex support  
0: Disable 100Base-TX half-duplex support  
1, RO  
1, RO  
1, RO  
1, RO  
10Base_T_FD  
1: Enable 10Base-T full-duplex support  
0: Disable 10Base-T full-duplex support  
10_Base_T_HD 1: Enable 10Base-T half-duplex support  
0: Disable 10Base-T half-duplex support  
Single-Chip Fast Ethernet Controller  
29  
Track ID: JATR-1076-21 Rev. 1.06