欢迎访问ic37.com |
会员登录 免费注册
发布采购

NT5DS16M8AT-7K 参数 Datasheet PDF下载

NT5DS16M8AT-7K图片预览
型号: NT5DS16M8AT-7K
PDF下载: 下载PDF文件 查看货源
内容描述: DDR同步DRAM [DDR Synchronous DRAM ]
分类和应用: 内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 76 页 / 1242 K
品牌: ETC [ ETC ]
 浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第42页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第43页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第44页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第45页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第47页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第48页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第49页浏览型号NT5DS16M8AT-7K的Datasheet PDF文件第50页  
NT5DS32M4AT  
NT5DS16M8AT  
128Mb Double Data Rate SDRAM  
Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)  
Current State  
Any  
CS  
H
RAS  
X
CAS  
X
WE  
X
Command  
Deselect  
Action  
Notes  
1-6  
NOP. Continue previous operation  
NOP. Continue previous operation  
L
H
H
H
No Operation  
1-6  
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
H
L
Active  
Auto Refresh  
Mode Register Set  
Read  
Select and activate row  
1-6  
1-7  
Idle  
L
L
L
1-7  
H
H
L
L
H
L
Select column and start Read burst  
Select column and start Write burst  
Deactivate row in bank(s)  
1-6, 10  
1-6, 10  
1-6, 8  
Row Active  
L
Write  
H
L
L
Precharge  
Read  
H
L
H
L
Select column and start new Read burst  
Truncate Read burst, start Precharge  
Burst Terminate  
1-6, 10  
1-6, 8  
Read  
(Auto Precharge  
Disabled)  
H
H
L
Precharge  
Burst Terminate  
Read  
H
H
H
L
L
1-6, 9  
H
L
Select column and start Read burst  
Select column and start Write burst  
Truncate Write burst, start Precharge  
1-6, 10, 11  
1-6, 10  
1-6, 8, 11  
Write  
(Auto Precharge  
Disabled)  
L
Write  
H
L
Precharge  
1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t  
met (if the previous state was self refresh).  
t
has been  
XSNR / XSRD  
2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed  
to be issued to that bank when in that state. Exceptions are covered in the notes below.  
3. Current state definitions:  
Idle:  
The bank has been precharged, and t  
has been met.  
RP  
Row Active:  
A row in the bank has been activated, and t  
progress.  
has been met. No data bursts/accesses and no register accesses are in  
RCD  
Read:  
Write:  
A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.  
A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.  
4. The following states must not be interrupted by a command issued to the same bank.  
Precharging:  
Starts with registration of a Precharge command and ends when t  
state.  
is met. Once t  
is met, the bank is in the idle  
is met, the bank is in the “ row  
R P  
RP  
Row Activating: Starts with registration of an Active command and ends when t  
active” state.  
is met. Once t  
RCD  
RCD  
Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t  
has been  
RP  
met. Once t  
is met, the bank is in the idle state.  
RP  
Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t has been  
RP  
met. Once t  
is met, the bank is in the idle state.  
RP  
Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these  
states. Allowable commands to the other bank are determined by its current state and according to Truth Table 4.  
5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive  
clock edge during these states.  
Refreshing:  
Starts with registration of an Auto Refresh command and ends when t  
in the “ all banks idle” state.  
is met. Once t  
is met, the DDR SDRAM is  
RFC  
RFC  
Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t  
met, the DDR SDRAM is in the “ all banks idle” state.  
has been met. Once t  
is  
MRD  
MRD  
Precharging All: Starts with registration of a Precharge All command and ends when t  
state.  
is met. Once t  
is met, all banks is in the idle  
RP  
RP  
6. All states and sequences not shown are illegal or reserved.  
7. Not bank-specific; requires that all banks are idle.  
8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.  
9. Not bank-specific; Burst terminate affects the most recent Read burst, regardless of bank.  
10. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with  
Auto Precharge disabled.  
11. Requires appropriate DM masking.  
46  
REV 1.0  
May, 2001  
©
NANYA TECHNOLOGY CORP. All rights reserved.  
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.  
 复制成功!