欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZMD31020BCF-T 参数 Datasheet PDF下载

ZMD31020BCF-T图片预览
型号: ZMD31020BCF-T
PDF下载: 下载PDF文件 查看货源
内容描述: 传感器信号调理器 [Sensor Signal Conditioner]
分类和应用: 传感器光电二极管
文件页数/大小: 19 页 / 997 K
品牌: ZMD [ Zentrum Mikroelektronik Dresden AG ]
 浏览型号ZMD31020BCF-T的Datasheet PDF文件第5页浏览型号ZMD31020BCF-T的Datasheet PDF文件第6页浏览型号ZMD31020BCF-T的Datasheet PDF文件第7页浏览型号ZMD31020BCF-T的Datasheet PDF文件第8页浏览型号ZMD31020BCF-T的Datasheet PDF文件第10页浏览型号ZMD31020BCF-T的Datasheet PDF文件第11页浏览型号ZMD31020BCF-T的Datasheet PDF文件第12页浏览型号ZMD31020BCF-T的Datasheet PDF文件第13页  
ZMD31020  
Sensor Signal Conditioner  
Datasheet  
ZMD31020 complies with the following protocol (for data communication timing details see parameter section):  
Bus not busy: During idle periods both data line (SDA) and clock line (SCL) remain HIGH.  
START condition (S): HIGH to LOW transition of SDA line while clock (SCL) is HIGH is interpreted as  
START condition. All commands must be preceded by START condition. Master can generate START  
condition at any time. More than one command can be transmitted without generation of intermediate STOP  
condition.  
STOP condition (P): LOW to HIGH transition of SDA line while clock (SCL) is HIGH determines STOP  
condition. All command sequences must be ended with STOP condition.  
Data valid (D): State of data line represents valid data when, after START condition, data line is stable for  
duration of HIGH period of clock signal. Data on line must be changed during LOW period of clock signal.  
There is one clock pulse per bit of data.  
Acknowledge (A): Data is transferred in pieces of 8 bits (1 byte) on serial bus, MSB first. After each byte  
receiving device – whether master or slave – is obliged to pull data line LOW as acknowledge for reception  
of data. Master must generate an extra clock pulse for this purpose. When acknowledge is missed, slave  
transmitter becomes inactive. It is on master either to send last command again or to generate STOP  
condition in that case.  
Slave address: Each device connected to bus has unique slave address. After generating START  
condition, master transmits address consisting of 7-bit slave address and R/W - bit. Addressed slave  
responds with acknowledge while other slaves on bus become inactive and ignore following data bytes.  
R/W – bit determines direction of data transfer. If R/W is “0”, data is transmitted from master to slave (write  
operation). If R/W is “1”, (read operation) data is transmitted from slave to master. Slave address of the IC is  
hard coded to value 1111000xb.  
Write operation: When writing to IC, slave address + R/W - bit (F0h) is followed by command byte and –  
depending on command – optionally 2 data bytes. Calibration microcontroller reads command byte and  
executes specific program for each command. Commands available are described below.  
Read operation: When R/W – bit is set to “1” (F1h), IC sends 2 data bytes containing contents of output  
register of serial interface. To read specific data, master must send special commands before reading which  
instruct calibration microcontroller to place requested data in serial interface output register.  
Copyright © 2004, ZMD AG, Rev. 1.6, 2005-05-19  
9/19  
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior  
written consent of the copyright owner. The Information furnished in this publication is preliminary and subject to changes without notice.  
 复制成功!