Z8 Encore!® Motor Control Flash MCUs
Product Specification
322
Bit
Value
(H)
Description
Position
[7,6]
Must be 0.
Reserved
[5, 3, 1]
OUT2L/
OUT1L/
OUT0L
PWM 2L/1L/0L Output Configuration
0
1
PWM 2L/1L/0L output signal is enabled and controlled by PWM.
PWM 2L/1L/0L output signal is in low-side off-state.
[4, 2, 0]
OUT2H/
OUT1H/
OUT0H
PWM 2H/1H/0H Output Configuration
0
1
PWM 2H/1H/0H output signal is enabled and controlled by PWM.
PWM 2H/1H/0H output signal is in high-side off-state.
Hex Address: F28
PWM Fault Control Register (PWMFCTL)
BITS
FIELD
RESET
R/W
7
6
5
4
3
2
1
0
Reserved
Fault0RST
DBGRST Fault1INT Fault1RST CMPINT CMPRST Fault0INT
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
F28H
ADDR
Bit
Value
(H)
Description
Position
[7]
Reserved.
Reserved
0
0
1
[6]
DebugRestart
DBGRST
Automatic recovery. PWM resumes control of outputs when all fault sources have
deasserted and a new PWM period begins.
Software controlled recovery. PWM resumes control of outputs only after all fault
sources have deasserted and all fault flags are cleared and a PWM reload occurs
[5]
Fault 1 Interrupt
Fault1INT
0
1
Interrupt on comparator assertion disabled.
Interrupt on comparator assertion enabled.
PS024604-1005
P R E L I M I N A R Y
Appendix A—Register Tables
ZILOG [ ZILOG, INC. ]
