欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F1602AR020EC 参数 Datasheet PDF下载

Z8F1602AR020EC图片预览
型号: Z8F1602AR020EC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采微控制器与闪存和10位A / D转换器 [Z8 Encore Microcontrollers with Flash Memory and 10-Bit A/D Converter]
分类和应用: 转换器闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 246 页 / 1767 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F1602AR020EC的Datasheet PDF文件第58页浏览型号Z8F1602AR020EC的Datasheet PDF文件第59页浏览型号Z8F1602AR020EC的Datasheet PDF文件第60页浏览型号Z8F1602AR020EC的Datasheet PDF文件第61页浏览型号Z8F1602AR020EC的Datasheet PDF文件第63页浏览型号Z8F1602AR020EC的Datasheet PDF文件第64页浏览型号Z8F1602AR020EC的Datasheet PDF文件第65页浏览型号Z8F1602AR020EC的Datasheet PDF文件第66页  
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x  
Z8 Encore!®  
44  
Interrupt Controller  
Overview  
The interrupt controller on the Z8F640x family device prioritizes the interrupt requests  
from the on-chip peripherals and the GPIO port pins. The features of the interrupt control-  
ler on the Z8F640x family device include the following:  
24 unique interrupt vectors:  
12 GPIO port pin interrupt sources  
12 on-chip peripheral interrupt sources  
Flexible GPIO interrupts  
8 selectable rising and falling edge GPIO interrupts  
4 dual-edge interrupts  
3 levels of individually programmable interrupt priority  
Watch-Dog Timer can be configured to generate an interrupt  
Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly  
manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt  
service routine is involved with the exchange of data, status information, or control infor-  
mation between the CPU and the interrupting peripheral. When the service routine is com-  
pleted, the CPU returns to the operation from which it was interrupted.  
The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts,  
the interrupt control has no effect on operation. Refer to the eZ8 CPU User Manual for  
more information regarding interrupt servicing by the eZ8 CPU. The eZ8 CPU User Man-  
ual is available for download at www.zilog.com.  
Interrupt Vector Listing  
Table 22 lists all of the interrupts available on the Z8F640x family device in order of pri-  
ority. The interrupt vector is stored with the most significant byte (MSB) at the even Pro-  
gram Memory address and the least significant byte (LSB) at the following odd Program  
Memory address.  
PS017610-0404  
Interrupt Controller