Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x
Z8 Encore!®
36
Table 11. Port Alternate Function Mapping (Continued)
Port
Pin
Mnemonic
T3IN
Alternate Function Description
Port D
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
Timer 3 In (not available in 40- and 44-pin packages)
Timer 3 Out (not available in 40- and 44-pin packages)
No alternate function
T3OUT
N/A
N/A
No alternate function
RXD1 / IRRX1 UART 1 / IrDA 1 Receive Data
TXD1 / IRTX1 UART 1 / IrDA 1 Transmit Data
CTS1
UART 1 Clear to Send
Watch-Dog Timer RC Oscillator Output
No alternate functions
No alternate functions
No alternate functions
ADC Analog Input 8
RCOUT
Port E
Port F
PE[7:0] N/A
PF[7:0] N/A
Port G PG[7:0] N/A
Port H PH0
ANA8
PH1
PH2
PH3
ANA9
ADC Analog Input 9
ANA10
ANA11
ADC Analog Input 10
ADC Analog Input 11
GPIO Interrupts
Many of the GPIO port pins can be used as interrupt sources. Some port pins may be con-
figured to generate an interrupt request on either the rising edge or falling edge of the pin
input signal. Other port pin interrupts generate an interrupt when any edge occurs (both
rising and falling). Refer to the Interrupt Controller chapter for more information on
interrupts using the GPIO pins.
GPIO Control Register Definitions
Four registers for each Port provide access to GPIO control, input data, and output data.
Table 12 lists these Port registers. Use the Port A-H Address and Control registers together
to provide access to sub-registers for Port configuration and control.
PS017610-0404
General-Purpose I/O
ZILOG [ ZILOG, INC. ]
