欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F082ASH020SC 参数 Datasheet PDF下载

Z8F082ASH020SC图片预览
型号: Z8F082ASH020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R F08xA系列与扩展外设 [Z8 Encore XP-R F08xA Series with eXtended Peripherals]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 244 页 / 2750 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F082ASH020SC的Datasheet PDF文件第98页浏览型号Z8F082ASH020SC的Datasheet PDF文件第99页浏览型号Z8F082ASH020SC的Datasheet PDF文件第100页浏览型号Z8F082ASH020SC的Datasheet PDF文件第101页浏览型号Z8F082ASH020SC的Datasheet PDF文件第103页浏览型号Z8F082ASH020SC的Datasheet PDF文件第104页浏览型号Z8F082ASH020SC的Datasheet PDF文件第105页浏览型号Z8F082ASH020SC的Datasheet PDF文件第106页  
Z8 Encore! XP® F08xA Seriess  
Product Specification  
84  
UART  
Overview  
The Universal Asynchronous Receiver/Transmitter (UART) is a full-duplex communica-  
tion channel capable of handling asynchronous data transfers. The UART uses a single  
8-bit data mode with selectable parity. Features of the UART include:  
8-bit asynchronous data transfer  
Selectable even- and odd-parity generation and checking  
Option of one or two STOP bits  
Separate transmit and receive interrupts  
Framing, parity, overrun and break detection  
Separate transmit and receive enables  
16-bit Baud Rate Generator (BRG)  
Selectable MULTIPROCESSOR (9-bit) mode with three configurable interrupt schemes  
Baud Rate Generator timer mode  
Driver Enable output for external bus transceivers  
Architecture  
The UART consists of three primary functional blocks: transmitter, receiver, and baud rate  
generator. The UART’s transmitter and receiver function independently, but employ the  
same baud rate and data format. Figure 9 illustrates the UART architecture.  
PS024705-0405  
P R E L I M I N A R Y  
UART