欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F012APB020SC 参数 Datasheet PDF下载

Z8F012APB020SC图片预览
型号: Z8F012APB020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R 4K系列高性能8位微控制器 [Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F012APB020SC的Datasheet PDF文件第74页浏览型号Z8F012APB020SC的Datasheet PDF文件第75页浏览型号Z8F012APB020SC的Datasheet PDF文件第76页浏览型号Z8F012APB020SC的Datasheet PDF文件第77页浏览型号Z8F012APB020SC的Datasheet PDF文件第79页浏览型号Z8F012APB020SC的Datasheet PDF文件第80页浏览型号Z8F012APB020SC的Datasheet PDF文件第81页浏览型号Z8F012APB020SC的Datasheet PDF文件第82页  
Z8 Encore! XP® 4K Series  
Product Specification  
59  
Table 42. IRQ1 Enable Low Bit Register (IRQ1ENL)  
BITS  
7
6
5
4
3
2
1
0
PA7VENL PA6CENL PA5ENL  
PA4ENL  
PA3ENL  
PA2ENL  
PA1ENL  
PA0ENL  
FIELD  
RESET  
R/W  
0
0
0
0
0
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
FC5H  
ADDR  
PA7VENL—Port A Bit[7] or LVD Interrupt Request Enable Low Bit  
PA6CENL—Port A Bit[6] or Comparator Interrupt Request Enable Low Bit  
PAxENL—Port A Bit[x] Interrupt Request Enable Low Bit  
IRQ2 Enable High and Low Bit Registers  
Table 43 describes the priority control for IRQ2. The IRQ2 Enable High and Low Bit reg-  
isters (Tables 44 and 45) form a priority encoded enabling for interrupts in the Interrupt  
Request 2 register.  
Table 43. IRQ2 Enable and Priority Encoding  
IRQ2ENH[x] IRQ2ENL[x] Priority  
Description  
Disabled  
Low  
0
0
1
1
0
1
0
1
Disabled  
Level 1  
Level 2  
Level 3  
Medium  
High  
where x indicates the register bits from 0–7.  
Table 44. IRQ2 Enable High Bit Register (IRQ2ENH)  
BITS  
7
6
5
4
3
2
1
0
Reserved  
C3ENH  
C2ENH  
C1ENH  
C0ENH  
FIELD  
RESET  
R/W  
0
0
0
0
0
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
FC7H  
ADDR  
Reserved—Must be 0.  
C3ENH—Port C3 Interrupt Request Enable High Bit  
C2ENH—Port C2 Interrupt Request Enable High Bit  
PS022815-0206  
Interrupt Controller