欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F012APB020SC 参数 Datasheet PDF下载

Z8F012APB020SC图片预览
型号: Z8F012APB020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R 4K系列高性能8位微控制器 [Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F012APB020SC的Datasheet PDF文件第70页浏览型号Z8F012APB020SC的Datasheet PDF文件第71页浏览型号Z8F012APB020SC的Datasheet PDF文件第72页浏览型号Z8F012APB020SC的Datasheet PDF文件第73页浏览型号Z8F012APB020SC的Datasheet PDF文件第75页浏览型号Z8F012APB020SC的Datasheet PDF文件第76页浏览型号Z8F012APB020SC的Datasheet PDF文件第77页浏览型号Z8F012APB020SC的Datasheet PDF文件第78页  
Z8 Encore! XP® 4K Series  
Product Specification  
55  
interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt  
Request 0 register to determine if any interrupt requests are pending.  
Table 34. Interrupt Request 0 Register (IRQ0)  
BITS  
7
6
5
4
3
2
1
0
Reserved  
T1I  
T0I  
U0RXI  
U0TXI  
Reserved Reserved  
ADCI  
FIELD  
RESET  
R/W  
0
0
0
0
0
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
FC0H  
ADDR  
Reserved—Must be 0.  
T1I—Timer 1 Interrupt Request  
0 = No interrupt request is pending for Timer 1.  
1 = An interrupt request from Timer 1 is awaiting service.  
T0I—Timer 0 Interrupt Request  
0 = No interrupt request is pending for Timer 0.  
1 = An interrupt request from Timer 0 is awaiting service.  
U0RXI—UART 0 Receiver Interrupt Request  
0 = No interrupt request is pending for the UART 0 receiver.  
1 = An interrupt request from the UART 0 receiver is awaiting service.  
U0TXI—UART 0 Transmitter Interrupt Request  
0 = No interrupt request is pending for the UART 0 transmitter.  
1 = An interrupt request from the UART 0 transmitter is awaiting service.  
ADCI—ADC Interrupt Request  
0 = No interrupt request is pending for the Analog-to-Digital Converter.  
1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.  
Interrupt Request 1 Register  
The Interrupt Request 1 (IRQ1) register (Table 35) stores interrupt requests for both vec-  
tored and polled interrupts. When a request is presented to the interrupt controller, the cor-  
responding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored  
interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts  
are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1  
register to determine if any interrupt requests are pending.  
PS022815-0206  
Interrupt Controller