欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F012APB020SC 参数 Datasheet PDF下载

Z8F012APB020SC图片预览
型号: Z8F012APB020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R 4K系列高性能8位微控制器 [Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F012APB020SC的Datasheet PDF文件第187页浏览型号Z8F012APB020SC的Datasheet PDF文件第188页浏览型号Z8F012APB020SC的Datasheet PDF文件第189页浏览型号Z8F012APB020SC的Datasheet PDF文件第190页浏览型号Z8F012APB020SC的Datasheet PDF文件第192页浏览型号Z8F012APB020SC的Datasheet PDF文件第193页浏览型号Z8F012APB020SC的Datasheet PDF文件第194页浏览型号Z8F012APB020SC的Datasheet PDF文件第195页  
Z8 Encore! XP® 4K Series  
Product Specification  
172  
2. Wait 5ms for the internal reset sequence to complete.  
3. Send the following bytes serially to the debug pin:  
DBG80H (autobaud)  
DBGEBH  
DBG5AH  
DBG70H  
DBGCDH (32-bit unlock key)  
4. Release PA2/RESET. The PA0/DBG pin is now identical in function to that of the  
DBG pin on the 20-/28-pin device. To enter DEBUG mode, re-autobaud and write  
80H to the OCD control register. (See On-Chip Debugger Commands on page 172.)  
Breakpoints  
Execution Breakpoints are generated using the BRK instruction (opcode 00H). When the  
eZ8 CPU decodes a BRK instruction, it signals the On-Chip Debugger. If Breakpoints are  
enabled, the OCD enters DEBUG mode and idles the eZ8 CPU. If Breakpoints are not  
enabled, the OCD ignores the BRK signal and the BRKinstruction operates as an NOP  
instruction.  
Breakpoints in Flash Memory  
The BRKinstruction is opcode 00H, which corresponds to the fully programmed state of a  
byte in Flash memory. To implement a Breakpoint, write 00Hto the required break  
address, overwriting the current instruction. To remove a Breakpoint, the corresponding  
page of Flash memory must be erased and reprogrammed with the original data.  
Runtime Counter  
The On-Chip Debugger contains a 16-bit Runtime Counter. It counts system clock cycles  
between Breakpoints. The counter starts counting when the On-Chip Debugger leaves  
DEBUG mode and stops counting when it enters DEBUG mode again or when it reaches  
the maximum count of FFFFH.  
On-Chip Debugger Commands  
The host communicates to the on-chip debugger by sending OCD commands using the  
DBG interface. During normal operation, only a subset of the OCD commands are avail-  
able. In DEBUG mode, all OCD commands become available unless the user code and  
control registers are protected by programming the Flash Read Protect Option bit (FRP).  
The Flash Read Protect Option bit prevents the code in memory from being read out of the  
Z8 Encore! XP® 4K Series products. When this option is enabled, several of the OCD  
PS022815-0206  
On-Chip Debugger  
 复制成功!