Z8018x Family
MPU User Manual
131
Table 17. Data Formats
MOD2 MOD1 MOD0 Data Format
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Start + 7 bit data + 1 stop
Start + 7 bit date + 2 Stop
Start + 7 bit data + parity + 1 stop
Start + 7 bit data + parity + 2 stop
Start + 8 bit data + 1 stop
Start + 8 bit data + 2 stop
Start + 8 bit data + parity + 1 stop
Start + 8 bit date + parity + 2 stop
ASCI Control Register B0, 1 (CNTLB0, 1)
Each ASCI channel control register B configures multiprocessor mode,
parity and baud rate selection.
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
