欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL50022QCG1 参数 Datasheet PDF下载

ZL50022QCG1图片预览
型号: ZL50022QCG1
PDF下载: 下载PDF文件 查看货源
内容描述: 增强型4K的数字开关与地层4E DPLL [Enhanced 4 K Digital Switch with Stratum 4E DPLL]
分类和应用: 开关电信集成电路电信转换电路电信电路
文件页数/大小: 121 页 / 931 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL50022QCG1的Datasheet PDF文件第15页浏览型号ZL50022QCG1的Datasheet PDF文件第16页浏览型号ZL50022QCG1的Datasheet PDF文件第17页浏览型号ZL50022QCG1的Datasheet PDF文件第18页浏览型号ZL50022QCG1的Datasheet PDF文件第20页浏览型号ZL50022QCG1的Datasheet PDF文件第21页浏览型号ZL50022QCG1的Datasheet PDF文件第22页浏览型号ZL50022QCG1的Datasheet PDF文件第23页  
ZL50022  
Data Sheet  
PBGA Pin  
Number  
LQFPPin  
Number  
Pin Name  
Description  
B15  
141  
ODE  
Output Drive Enable (5 V-Tolerant Input with Internal Pull-up)  
This is the output enable control for STio0 - 31 and the  
output-driven-high control for STOHZ0 - 15. When it is high, STio0  
- 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are  
tristated and STOHZ0 - 15 are driven high.  
M4, N6, R6,  
P7, R7, N7,  
M8, N8, P8,  
R8, M9, N9,  
R9, N10, P9,  
R10  
16, 18,  
20, 22,  
23, 24,  
25, 26,  
27, 28,  
30, 32,  
34, 36,  
37, 38  
D0 - 15  
Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state  
I/Os)  
These pins form the 16-bit data bus of the microprocessor port.  
N12  
44  
DTA_RDY  
Data Transfer Acknowledgment_Ready (5 V-Tolerant  
Three-state Output)  
This active low output indicates that a data bus transfer is  
complete for the Motorola interface. For the Intel interface, it  
indicates a transfer is completed when this pin goes from low to  
high. An external pull-up resistor MUST hold this pin at HIGH level  
for the Motorola mode. An external pull-down resistor MUST hold  
this pin at LOW level for the Intel mode.  
R11  
N11  
40  
39  
CS  
Chip Select (5 V-Tolerant Input)  
Active low input used by the Motorola or Intel microprocessor to  
enable the microprocessor port access.  
R/W_WR  
Read/Write_Write (5 V-Tolerant Input)  
This input controls the direction of the data bus lines (D0 - 15)  
during a microprocessor access. For the Motorola interface, this  
pin is set high and low for the read and write access respectively.  
For the Intel interface, a write access is indicated when this pin  
goes low.  
R12  
42  
DS_RD  
A0 - 13  
Data Strobe_Read (5 V-Tolerant Input)  
This active low input works in conjunction with CS to enable the  
microprocessor port read and write operations for the Motorola  
interface. A read access is indicated when it goes low for the Intel  
interface.  
K13, K15,  
K14, J11,  
J12, J13,  
J15, H11,  
J14, H12,  
H13, H15,  
G12, G13  
82, 84,  
86, 87,  
88, 89,  
90, 91,  
92, 93,  
94, 96,  
98, 99  
Address 0 to 13 (5 V-Tolerant Inputs)  
These pins form the 14-bit address bus to the internal memories  
and registers.  
19  
Zarlink Semiconductor Inc.  
 复制成功!