SP8858
PHASE
DETECTOR GAIN
CONTROL
(SEE TABLE 3)
MSB
LSB
G2 G1 218 217 216 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 C2 C1
15-BIT PROGRAMMABLE COUNTER (M COUNTER)
4-BIT
CONTROL
LOGIC
PROGRAMMABLE
COUNTER
PHASE
DETECTOR
SENSE BIT
(SEE
(A COUNTER)
TABLE 3)
Fig. 6a F1 or F2 word, bit allocation with 416/17 selected
PHASE
DETECTOR GAIN
CONTROL
(SEE TABLE 3)
MUST BE ZERO
MSB
LSB
G2 G1 217 216 215 214 213 212 211 210 29 28 27 26 25 24 23
0
22 21 20 C2 C1
15-BIT PROGRAMMABLE COUNTER (M COUNTER)
3-BIT
PROGRAMMABLE LOGIC
COUNTER (SEE
(A COUNTER) TABLE 3)
CONTROL
PHASE
DETECTOR
SENSE BIT
Fig. 6b F1 or F2 word, bit allocation with 48/9 selected
DUAL MODULUS
N RATIO SELECT
0 = 416/17
1 = 48/9
MSB
LSB
212 211 210 29 28 27 26 25 24 23 22 21 20 C2 C1
PD1 PD2
CONTROL
LOGIC
PHASE
DETECTOR
BISTABLE
13-BIT PROGRAMMABLE COUNTER (R COUNTER)
(SEE
TABLE 3)
CONTROL
(SEE TABLE 4)
Fig. 6c Reference word bit allocation
F1 WORD
22 BITS
F2 WORD
REF WORD
DATA
CLOCK
0
0
22 BITS
1
0
16 BITS
1 1
22 CLOCKS
22 CLOCKS
16 CLOCKS
ENABLE
DATA LOADS ON FALLING EDGES
Fig. 6d Data load sequence
Fig. 6 Data formats
7
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
