欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88E46 参数 Datasheet PDF下载

MT88E46图片预览
型号: MT88E46
PDF下载: 下载PDF文件 查看货源
内容描述: Bellcore的要求主叫号码识别电路 [Bellcore Compliant Calling Number Identification Circuit]
分类和应用:
文件页数/大小: 23 页 / 515 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT88E46的Datasheet PDF文件第13页浏览型号MT88E46的Datasheet PDF文件第14页浏览型号MT88E46的Datasheet PDF文件第15页浏览型号MT88E46的Datasheet PDF文件第16页浏览型号MT88E46的Datasheet PDF文件第18页浏览型号MT88E46的Datasheet PDF文件第19页浏览型号MT88E46的Datasheet PDF文件第20页浏览型号MT88E46的Datasheet PDF文件第21页  
Advance Information MT88E46  
AC Electrical Characteristics- Mode 0 FSK Data Interface Timing  
Characteristics  
Sym  
Min  
Typ  
Max Units  
Notes*  
into 50pF load  
See Figure 11  
1
2
3
Rise time  
tRR  
-
-
200  
200  
417  
ns  
ns  
µs  
into 50pF load  
See Figure 11  
DR  
Fall time  
Low time  
tRF  
tRL  
-
-
1.  
415  
416  
See Figs. 11, 14, 15  
4
5
Rate  
1188  
-
1200  
1
1212 baud  
2
DATA  
Input FSK to DATA delay  
tIDD  
tR  
5
ms  
ns  
See Figure 14  
into 50pF load  
See Figure 10  
6
7
8
Rise time  
-
-
-
200  
into 50pF load  
See Figure 10  
Fall time  
tF  
-
200  
ns  
µs  
µs  
DATA  
DCLK  
1, 2, 3  
See Figure 10  
DATA to DCLK delay  
tDCD  
tCDD  
6
6
416  
416  
-
-
1, 2, 3  
See Figure 10  
9
DCLK to DATA delay  
Frequency  
10  
fDCLK0  
tCH  
1201.6 1202.8 1204  
Hz  
µs  
µs  
1. See Figure 14  
11 DCLK High time  
415  
415  
416  
416  
417  
417  
1. See Figures 10, 14  
1. See Figures 10, 14  
12  
13  
Low time  
tCL  
DCLK  
DR  
DCLK to DR delay  
tCRD  
415  
416  
417  
µs  
1. See Figure 14  
†AC Electrical Characteristics are over recommended operating conditions, unless otherwise stated.  
Typical figures are at 25˚C and are for design aid only: not guaranteed and not subject to production testing.  
*Notes:  
1.OSC1 at 3.579545 MHz 0.1%.  
2.FSK input data at 1200 12 baud.  
3.Function of signal condition.  
AC Electrical Characteristics- Mode 1 FSK Data Interface Timing  
Characteristics  
Sym  
Min  
Max  
Units  
Notes  
1
2
3
4
5
Frequency  
DCLK Duty cycle  
Rise time  
fDCLK1  
-
1
70  
100  
-
MHz  
%
See Figure 15  
30  
-
tR1  
ns  
See Figure 12  
See Figure 15  
See Figure 15  
DCLK low set up to DR  
tDDS  
500  
ns  
DCLK  
DR  
DCLK low hold time after DR  
tDDH  
500  
-
ns  
†AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
AC Electrical Characteristics- General Timing  
Characteristics  
Power-up time  
Power-down time  
Sym  
Min  
Max  
Units  
Notes  
1
2
tPU  
tPD  
-
-
50  
10  
ms  
ms  
See Figures 16, 17  
See Figure 16  
OSC2  
†AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
17  
 复制成功!