欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88E39ASR 参数 Datasheet PDF下载

MT88E39ASR图片预览
型号: MT88E39ASR
PDF下载: 下载PDF文件 查看货源
内容描述: 主叫号码Identi网络阳离子电路 [Calling Number Identification Circuit]
分类和应用: 电信电路电话电路
文件页数/大小: 16 页 / 258 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT88E39ASR的Datasheet PDF文件第2页浏览型号MT88E39ASR的Datasheet PDF文件第3页浏览型号MT88E39ASR的Datasheet PDF文件第4页浏览型号MT88E39ASR的Datasheet PDF文件第5页浏览型号MT88E39ASR的Datasheet PDF文件第7页浏览型号MT88E39ASR的Datasheet PDF文件第8页浏览型号MT88E39ASR的Datasheet PDF文件第9页浏览型号MT88E39ASR的Datasheet PDF文件第10页  
MT88E39
Ringing, on the other hand, does not pose a problem as it is ignored by the carrier detector.
Crystal Oscillator
Data Sheet
The MT88E39 uses either a 3.579545 MHz ceramic resonator or crystal oscillator as the master timing source.
The crystal specification is as follows:
Frequency:
3.579545 MHz
Frequency tolerance:
±0.2%(-40°C+85°C)
Resonance mode:
Parallel
Load capacitance:
18 pF
Maximum series resistance:
150 ohms
Maximum drive level (mW):
2 mW
e.g., CTS MP036S
MT88E39
OSC1
OSC2
MT88E39
OSC1
OSC2
MT88E39
OSC1
OSC2
3.579545 MHz
to the
next MT88E39
(For 5 V application only)
Figure 5 - Common Crystal Connection
For 5 V applications any number of MT88E39 devices can be connected as shown in Figure 5 such that only one
crystal is required. The connection between OSC2 and OSC1 can be DC coupled as shown, or the OSC1 input on
all devices can be driven from a CMOS buffer (dc coupled) with the OSC2 outputs left unconnected.
V
Ref
and CAP Inputs
V
Ref
is the output of a low impedance voltage source equal to V
DD
/2
and is used to bias the input op-amp. A 0.1
µF
capacitor is required between CAP and V
SS
to suppress noise on V
Ref.
Applications
Table 1 shows the Bellcore and ETSI FSK signal characteristics. The application circuit in Figure 6 will meet these
requirements.
For 5 V designs the input op-amp should be set to unity gain to meet the Bellcore requirements and -2.5 dB gain for
ETSI requirements.
As supply voltage (V
DD
) is decreased, the FSK detect threshold will be lowered. Therefore for designs operating at
other than 5 V nominal voltage, to meet the FSK reject level requirement the gain of the op-amp should be reduced
accordingly.
For 3 V designs the gain settings for Bellcore and ETSI should be -3 dB and -5.5 dB respectively.
For applications requiring detection of lower FSK signal level, the input op-amp may be configured to provide
adequate gain. However, too much gain will cause noise tolerance to fail the TIA requirements because the FSK
signal will be clipped at GS when the single tone noise is added.
6
Zarlink Semiconductor Inc.