Note 1: I = Arbitrary Interrogations
Figure 12: ‘Slot’-level activity for all Output transfer modes (OR and OB) and for system level features
(User Control Command reception, Bi-Level Status read and Broadcast Poll response)
Figures 13 to 17 show more accurate DBI ‘slot’-level
timings during each type of transfer (i.e. during II, IR, OR, IB
and OB mode transfers). Figure 18 shows similar timings for
User Control Command and Bi-Level status register and
Broadcast Poll operations. More detail on the timing of CPU
interface signals can be found in Figures 19 to 22.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
