欢迎访问ic37.com |
会员登录 免费注册
发布采购

LE58083ABGC 参数 Datasheet PDF下载

LE58083ABGC图片预览
型号: LE58083ABGC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCM Codec, A/MU-Law, 1-Func, CMOS, PBGA121, GREEN, M0-219B, LFBGA-121]
分类和应用: PC电信电信集成电路
文件页数/大小: 95 页 / 915 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号LE58083ABGC的Datasheet PDF文件第57页浏览型号LE58083ABGC的Datasheet PDF文件第58页浏览型号LE58083ABGC的Datasheet PDF文件第59页浏览型号LE58083ABGC的Datasheet PDF文件第60页浏览型号LE58083ABGC的Datasheet PDF文件第62页浏览型号LE58083ABGC的Datasheet PDF文件第63页浏览型号LE58083ABGC的Datasheet PDF文件第64页浏览型号LE58083ABGC的Datasheet PDF文件第65页  
Le58083  
Data Sheet  
C8/C9h Write/Read Debounce Time Register  
This command applies to all channels and does not depend on the state of the Channel Enable Register.  
MPI Command  
R/W = 0: Write  
R/W = 1: Read  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Command  
I/O Data  
1
1
0
0
1
0
0
R/W  
ECH  
EE1  
E1P  
DSH3  
DSH2  
DSH1  
DSH0  
DPCK  
Enable E1 (Global parameter)  
EE1 = 0*  
E1 multiplexing turned off  
E1 multiplexing turned on  
EE1 = 1  
E1 Polarity (Global parameter)  
E1P = 0*  
E1P = 1  
E1 is a high-going pulse  
E1 is a low-going pulse  
There is no E1 output unless CMODE = 1.  
Debounce for hook switch (Global parameter)  
DSH = 0–15 Debounce period in ms  
DSH contains the debouncing time (in ms) of the CD1 data (usually hook switch) entering the Real Time  
Data register described earlier. The input data must remain stable for the debouncing time in order to  
change the appropriate real time bit.  
Default = 8 ms  
Double PCLK Operation (Global parameter) - Program the same in both four channel groups  
DPCK = 0*  
DPCK = 1  
Double PCLK operation is off. PCLK and PCM data at same rate.  
Double PCLK enabled. PCLK operates at twice the PCM data rate.  
Enable Chopper (Global parameter)  
ECH = 0*  
ECH = 1  
Chopper output (CHCLK) turned off  
Chopper output (CHCLK) turned on  
* Power Up and Hardware Reset (RST) Value = 20h.  
CDh Read Transmit PCM Data (PCM/MPI Mode Only)  
MPI Command  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Command  
1
1
0
0
1
1
0
1
Output Data Byte 1  
Output Data Byte 2  
XDAT7  
RSVD  
XDAT6  
RSVD  
XDAT5  
RSVD  
XDAT4  
RSVD  
XDAT3  
RSVD  
XDAT2  
RSVD  
XDAT1  
RSVD  
XDAT0  
RSVD  
RSVD  
Upper Transmit Data  
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.  
XDAT contains A-law or µ-law transmit data in Companded mode.  
XDAT contains upper data byte in Linear mode with sign in XDAT7.  
61  
Zarlink Semiconductor Inc.  
 复制成功!