欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCF04SVOG20C 参数 Datasheet PDF下载

XCF04SVOG20C图片预览
型号: XCF04SVOG20C
PDF下载: 下载PDF文件 查看货源
内容描述: Platform Flash在系统可编程配置PROM [Platform Flash In-System Programmable Configuration PROMs]
分类和应用: 存储内存集成电路光电二极管PC可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 35 页 / 1050 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XCF04SVOG20C的Datasheet PDF文件第16页浏览型号XCF04SVOG20C的Datasheet PDF文件第17页浏览型号XCF04SVOG20C的Datasheet PDF文件第18页浏览型号XCF04SVOG20C的Datasheet PDF文件第19页浏览型号XCF04SVOG20C的Datasheet PDF文件第21页浏览型号XCF04SVOG20C的Datasheet PDF文件第22页浏览型号XCF04SVOG20C的Datasheet PDF文件第23页浏览型号XCF04SVOG20C的Datasheet PDF文件第24页  
R
Platform Flash In-System Programmable Configuration PROMs
Symbol
Description
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 1.8V
REV_SEL setup time to CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
REV_SEL setup time to CF, CE, or OE/RESET when V
CCO
= 1.8V
REV_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
REV_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 1.8V
XCF08P, XCF16P,
XCF32P
Min
Max
Units
ns
ns
ns
ns
ns
ns
T
HXT
T
SRV
T
HRV
Notes:
1.
2.
3.
4.
5.
6.
7.
300
300
300
300
300
300
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
Float delays are measured with 5 pF AC loads.Transition is measured at ±200 mV from steady-state active levels.
Guaranteed by design, not tested.
All AC parameters are measured with V
IL
= 0.0V and V
IH
= 3.0V.
If T
HCE
High < 2
µs,
T
CE
= 2
µs.
If T
HOE
Low < 2
µs,
T
OE
= 2
µs.
This is the minimum possible T
CYCO
. Actual T
CYCO
= T
CCDD
+ FPGA Data setup time.
Example:
With the XCF32P in serial mode with V
CCO
at 3.3V, if FPGA Data setup time = 15 ns, then the actual T
CYCO
= 25 ns +15 ns = 40 ns.
8. The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay
before CLKOUT is enabled increases if decompression is enabled.
9. Slower CLK frequency option might be required to meet the FPGA data sheet setup time.
10. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT
toggles at �½ the source clock frequency (either �½ the selected internal clock frequency or �½ the external CLK input frequency). When
decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a
4.7 kΩ pull-up to V
CCO
.
11. When JTAG CONFIG command is issued, PROM drives CF Low for at least the T
HCF
minimum.
DS123 (v2.17) October 26, 2009
Product Specification
20