欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCF02SVOG20C0936 参数 Datasheet PDF下载

XCF02SVOG20C0936图片预览
型号: XCF02SVOG20C0936
PDF下载: 下载PDF文件 查看货源
内容描述: [Configuration Memory, 2MX1, Serial, CMOS, PDSO20, LEAD FREE, PLASTIC, TSSOP-20]
分类和应用: 光电二极管内存集成电路
文件页数/大小: 42 页 / 456 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XCF02SVOG20C0936的Datasheet PDF文件第34页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第35页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第36页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第37页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第39页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第40页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第41页浏览型号XCF02SVOG20C0936的Datasheet PDF文件第42页  
R
Platform Flash In-System Programmable Configuration PROMS  
Revision History  
The following table shows the revision history for this document.  
Date  
Version  
1.0  
Revision  
04/29/03  
06/03/03  
11/05/03  
11/18/03  
Xilinx Initial Release.  
Made edits to all pages.  
Major revision.  
1.1  
2.0  
2.1  
Pinout corrections as follows:  
Table 12:  
-
-
For VO48 package, removed 38 from VCCINT and added it to VCCO.  
For FS48 package, removed pin D6 from VCCINT and added it to VCCO.  
Table 13 (FS48 package):  
-
-
For pin D6, changed name from VCCINT to VCCO.  
For pin A4, changed name from GND to DNC.  
Figure 18 (VO48 package): For pin 38, changed name from VCCINT to VCCO.  
12/15/03  
05/07/04  
2.2  
2.3  
Added specification (4.7kΩ) for recommended pull-up resistor on OE/RESET pin to  
section Reset and Power-On Reset Activation, page 22.  
Added paragraph to section Standby Mode, page 22, concerning use of a pull-up  
resistor and/or buffer on the DONE pin.  
Section Features, page 1: Added package styles and 33 MHz configuration speed  
limit to itemized features.  
Section Description, page 1 and following: Added state conditions for CF and  
BUSY to the descriptive text.  
Table 2, page 3: Updated Virtex-II configuration bitstream sizes.  
Section Design Revisioning, page 9: Rewritten.  
Section PROM to FPGA Configuration Mode and Connections Summary,  
page 10 and following, five instances: Added instruction to tie CF High if it is not tied  
to the FPGA’s PROG_B (PROGRAM) input.  
Figure 8, page 14, through Figure 15, page 21: Added footnote indicating the  
directionality of the CF pin in each configuration.  
Section I/O Input Voltage Tolerance and Power Sequencing, page 22: Rewritten.  
Table 10, page 23: Added CF column to truth table, and added an additional row to  
document the Low state of CF.  
Section Absolute Maximum Ratings, page 24: Revised V and V for ’P’  
IN TS  
devices.  
Section Supply Voltage Requirements for Power-On Reset and Power-Down,  
page 24:  
-
-
Revised footnote callout number on T  
from Footnote (4) to Footnote (3).  
OER  
Added Footnote (2) callout to T  
.
VCC  
Section Recommended Operating Conditions, page 25:  
-
Added Typical (Typ) parameter columns and parameters for V  
and  
CCINT  
V
/V  
.
CCO CCJ  
-
-
-
Added 1.5V operation parameter row to V and V , ’P’ devices.  
IL IH  
Revised V Min, 2.5V operation, from 2.0V to 1.7V.  
IH  
Added parameter row T and Max parameters  
IN  
(Continued on next page)  
DS123 (v2.4) July 20, 2004  
Preliminary Product Specification  
www.xilinx.com  
1-800-255-7778  
38  
 复制成功!