欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC2V2000-4BGG575I 参数 Datasheet PDF下载

XC2V2000-4BGG575I图片预览
型号: XC2V2000-4BGG575I
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2688 CLBs, 2000000 Gates, 650MHz, 24192-Cell, CMOS, PBGA575, 31 X 31 MM, 1.27 MM PITCH, LEAD FREE, MS-034BAN-1, BGA-575]
分类和应用: 时钟可编程逻辑
文件页数/大小: 319 页 / 1869 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第49页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第50页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第51页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第52页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第54页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第55页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第56页浏览型号XC2V2000-4BGG575I的Datasheet PDF文件第57页  
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —  
R
Virtex-II Platform FPGAs: DC and Switching Characteristics  
Table 6: DC Input and Output Levels (Continued)  
V
V
V
V
I
I
OH  
Input/Output  
Standard  
SSTL3 I  
IL  
IH  
OL  
OH  
OL  
V, Min  
– 0.5  
– 0.5  
– 0.5  
– 0.5  
– 0.5  
V, Max  
V, Min  
V, Max  
V, Max  
V, Min  
mA  
8
mA  
– 8  
VREF – 0.2  
VREF – 0.2  
VREF + 0.2  
VREF + 0.2  
VCCO + 0.5  
VCCO + 0.5  
VCCO + 0.5  
VCCO + 0.5  
VCCO + 0.5  
VREF – 0.6  
VREF – 0.8  
VREF – 0.65  
VREF – 0.80  
10% VCCO  
VREF + 0.6  
VREF + 0.8  
VREF + 0.65  
VREF + 0.80  
90% VCCO  
SSTL3 II  
SSTL2 I  
16  
– 16  
V
REF – 0.15  
VREF + 0.15  
VREF + 0.15  
VREF + 0.2  
7.6  
– 7.6  
– 15.2  
Note 2  
SSTL2 II  
AGP  
VREF – 0.15  
15.2  
Note 2  
V
REF – 0.2  
Notes:  
1. OL and VOH for lower drive currents are sample tested. The DONE pin is always LVTTL 12 mA.  
2. Tested according to the relevant specifications.  
V
3. LVTTL and LVCMOS inputs have approximately 100 mV of hysteresis.  
LDT Differential Signal DC Specifications (LDT_25)  
Table 7: LDT DC Specifications  
DC Parameter  
Symbol  
Conditions  
Min  
500  
15  
560  
15  
200  
15  
500  
15  
Typ  
Max  
Units  
mV  
mV  
mV  
mV  
mV  
mV  
mV  
mV  
Differential Output Voltage  
V
R = 100 Ω across Q and Q signals  
600  
600  
600  
600  
700  
15  
OD  
T
Change in V Magnitude  
Δ V  
OD  
OD  
Output Common Mode Voltage  
V
R = 100 Ω across Q and Q signals  
640  
15  
OCM  
T
Change in V Magnitude  
Δ V  
OS  
OCM  
Input Differential Voltage  
V
1000  
15  
ID  
Change in V Magnitude  
Δ V  
ID  
ID  
Input Common Mode Voltage  
V
700  
15  
ICM  
Change in V  
Magnitude  
Δ V  
ICM  
ICM  
LVDS DC Specifications (LVDS_33 & LVDS_25)  
Table 8: LVDS DC Specifications  
DC Parameter  
Supply Voltage  
Symbol  
VCCO  
VOH  
Conditions  
Min  
Typ  
Max  
Units  
3.3 or 2.5  
V
V
V
Output High Voltage for Q and Q  
Output Low Voltage for Q and Q  
RT = 100 Ω across Q and Q signals  
RT = 100 Ω across Q and Q signals  
1.575  
VOL  
0.925  
250  
Differential Output Voltage (Q – Q),  
Q = High (Q – Q), Q = High  
VODIFF  
VOCM  
VIDIFF  
VICM  
RT = 100 Ω across Q and Q signals  
RT = 100 Ω across Q and Q signals  
Common-mode input voltage = 1.25 V  
Differential input voltage = 350 mV  
350  
1.2  
400  
1.375  
mV  
V
Output Common-Mode Voltage  
1.125  
100  
Differential Input Voltage (Q – Q),  
Q = High (Q – Q), Q = High  
350  
1.25  
N/A  
mV  
V
Input Common-Mode Voltage  
0.2  
VCCO – 0.5  
DS031-3 (v4.0) April 7, 2014  
Product Specification  
www.xilinx.com  
Module 3 of 4  
5
 复制成功!