R
Virtex™-II Platform FPGAs: DC and Switching Characteristics
Global Clock Setup and Hold for LVTTL Standard, Without DCM
,
Table 33: Global Clock Setup and Hold for LVTTL Standard, Without DCM
Speed Grade
–5
Description
Symbol
Device
–6
–4
Units
Input Setup and Hold Time
Relative to Global Clock Input
(2)
Signal for LVTTL Standard.
For data input with different
standards, adjust the setup time
delay by the values shown in IOB
InputSwitchingCharacteristics
Standard Adjustments,
page 11.
XC2V40
XC2V80
1.92/ 0.00
2.10/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
2.00/ 0.00
1.92/ 0.50
2.38/ 0.00
1.92/ 0.00
2.10/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
1.92/ 0.00
2.00/ 0.00
1.92/ 0.50
2.38/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.21/ 0.00
2.30/ 0.00
2.21/ 0.50
2.60/ 0.00
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Full Delay
TPSFD/TPHFD
(1)
Global Clock and IFF without
DCM
XC2V250
XC2V500
XC2V1000
XC2V1500
XC2V2000
XC2V3000
XC2V4000
XC2V6000
XC2V8000
Notes:
1. IFF = Input Flip-Flop or Latch
2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
3. These values are parametrically measured.
DS031-3 (v3.0) August 1, 2003
Product Specification
www.xilinx.com
1-800-255-7778
Module 3 of 4
29
XILINX [ XILINX, INC ]
