欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS312_09 参数 Datasheet PDF下载

DS312_09图片预览
型号: DS312_09
PDF下载: 下载PDF文件 查看货源
内容描述: 的Spartan- 3E FPGA系列:介绍和订购信息 [Spartan-3E FPGA Family: Introduction and Ordering Information]
分类和应用:
文件页数/大小: 233 页 / 5527 K
品牌: XILINX [ XILINX, INC ]
 浏览型号DS312_09的Datasheet PDF文件第109页浏览型号DS312_09的Datasheet PDF文件第110页浏览型号DS312_09的Datasheet PDF文件第111页浏览型号DS312_09的Datasheet PDF文件第112页浏览型号DS312_09的Datasheet PDF文件第114页浏览型号DS312_09的Datasheet PDF文件第115页浏览型号DS312_09的Datasheet PDF文件第116页浏览型号DS312_09的Datasheet PDF文件第117页  
R
Functional Description  
Production Stepping  
The Spartan-3E FPGA family uses production stepping to  
indicate improved capabilities or enhanced features.  
Differences Between Steppings  
Table 71 summarizes the feature and performance differ-  
ences between Stepping 0 devices and Stepping 1 devices.  
Stepping 1 is, by definition, a functional superset of Step-  
ping 0. Furthermore, configuration bitstreams generated for  
Stepping 0 are compatible with Stepping 1.  
Designs operating on the Stepping 0 devices perform simi-  
larly on a Stepping 1 device.  
Table 71: Differences between Spartan-3E Production Stepping Levels  
Stepping 0  
Stepping 1  
Production status  
Production starting  
March 2006  
Production from 2005 to 2007  
Speed grade and operating conditions  
JTAG ID code  
-4C only  
-4C, -4I, -5C  
Different revision fields. See Table 67.  
DCM DLL maximum input frequency  
90 MHz  
240 MHz (–4 speed grade)  
(200 MHz for XC3S1200E)  
275 MHz (–5 speed grade)  
DCM DFS output frequency range(s)  
Split ranges at 5 – 90 MHz and  
220 – 307 MHz  
(single range 5 – 307 MHz for  
XC3S1200E)  
Continuous range:  
5 – 311 MHz (–4)  
5 – 333 MHz (–5)  
Supports multi-FPGA daisy-chain configurations  
from SPI Flash  
No, single FPGA only  
Yes  
Yes  
JTAG configuration supported when FPGA in  
BPI mode with a valid image in the attached  
parallel NOR Flash PROM  
(1)  
No  
JTAG EXTEST, INTEST, SAMPLE support  
Yes: XC3S100E, XC3S250E, XC3S500E  
Yes  
All Devices  
(2)  
No : XC3S1200E, XC3S1600E  
Power sequencing when using HSWAP Pull-Up  
PCI compliance  
Requires V  
before V  
Any sequence  
Yes  
CCINT  
CCAUX  
No  
Notes:  
1. Workarounds exist. See Stepping 0 Limitations when Reprogramming via JTAG if FPGA Set for BPI Configuration.  
2. JTAG BYPASS and JTAG configuration are supported  
Ordering a Later Stepping  
-5C and -4I devices, and -4C devices (with date codes 0901  
Table 72: Spartan-3E Optional Stepping Ordering  
(2009) and later) always support the Stepping 1 feature set  
independent of the stepping code. Optionally, to order only  
Stepping 1 for the -4C devices, append an “S1” suffix to the  
standard ordering code, where ‘1’ is the stepping number,  
as indicated in Table 72.  
Stepping  
Number  
Suffix Code  
Status  
0
1
None  
S1  
Production  
Production  
DS312-2 (v3.8) August 26, 2009  
www.xilinx.com  
113  
Product Specification