R
Virtex-II Platform FPGAs: Pinout Information
Table 9: BG575/BGG575 BGA — XC2V1000, XC2V1500, and XC2V2000
Bank
Pin Description
Pin Number No Connect in XC2V1000 No Connect in XC2V1500
7
VCCO_7
F3
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
CCLK
PROG_B
DONE
M0
AB23
C1
AB21
AC4
AB4
AD3
C2
M1
M2
HSWAP_EN
TCK
C23
D1
TDI
TDO
C24
C21
AC21
B4
TMS
PWRDWN_B
DXN
DXP
C4
VBATT
RSVD
B21
A22
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
AD13
AC22
AC3
N1
M24
B22
B3
A12
U17
U8
T16
T9
R15
R14
R13
R12
R11
DS031-4 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 4 of 4
67
XILINX [ XILINX, INC ]
