R
Virtex-II Platform FPGAs: Pinout Information
Table 7: FG456/FGG456 BGA — XC2V250, XC2V500, and XC2V1000
Bank
7
Pin Description
IO_L51N_7
Pin Number
J2
No Connect in XC2V250
No Connect in XC2V500
NC
NC
NC
7
IO_L49P_7
J3
7
IO_L49N_7
J4
7
IO_L48P_7
H1
H2
H3
H4
J6
7
IO_L48N_7
7
IO_L46P_7
7
IO_L46N_7
7
IO_L45P_7/VREF_7
IO_L45N_7
7
H5
G1
G2
G3
G4
F1
7
IO_L43P_7
7
IO_L43N_7
7
IO_L24P_7
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
7
IO_L24N_7
7
IO_L22P_7
7
IO_L22N_7
F2
7
IO_L21P_7/VREF_7
IO_L21N_7
F3
7
F4
7
IO_L19P_7
G5
F5
7
IO_L19N_7
7
IO_L06P_7
E1
7
IO_L06N_7
E2
7
IO_L04P_7
E3
7
IO_L04N_7
E4
7
IO_L03P_7/VREF_7
IO_L03N_7
D1
D2
C1
C2
E5
7
7
IO_L02P_7/VRN_7
IO_L02N_7/VRP_7
IO_L01P_7
7
7
7
IO_L01N_7
E6
0
0
0
0
VCCO_0
VCCO_0
VCCO_0
VCCO_0
G11
G10
G9
F8
DS031-4 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 4 of 4
28
XILINX [ XILINX, INC ]
