欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8941GEFL/V 参数 Datasheet PDF下载

WM8941GEFL/V图片预览
型号: WM8941GEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 单声道编解码器与扬声器驱动器和视频缓冲器 [Mono CODEC with Speaker Driver and Video Buffer]
分类和应用: 解码器驱动器编解码器
文件页数/大小: 96 页 / 1210 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8941GEFL/V的Datasheet PDF文件第67页浏览型号WM8941GEFL/V的Datasheet PDF文件第68页浏览型号WM8941GEFL/V的Datasheet PDF文件第69页浏览型号WM8941GEFL/V的Datasheet PDF文件第70页浏览型号WM8941GEFL/V的Datasheet PDF文件第72页浏览型号WM8941GEFL/V的Datasheet PDF文件第73页浏览型号WM8941GEFL/V的Datasheet PDF文件第74页浏览型号WM8941GEFL/V的Datasheet PDF文件第75页  
Pre Production  
WM8941  
2-WIRE SERIAL CONTROL MODE  
The WM8941 supports software control via a 2-wire serial bus. Many devices can be controlled by  
the same bus, and each device has a unique 7-bit device address (this is not the same as the 7-bit  
address of each register in the WM8941).  
The WM8941 operates as a slave device only. The controller indicates the start of data transfer with  
a high to low transition on SDIN while SCLK remains high. This indicates that a device address and  
data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight  
bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the  
address of the WM8941, then the WM8941 responds by pulling SDIN low on the next clock pulse  
(ACK). If the address is not recognised or the R/W bit is ‘1’ when operating in write only mode, the  
WM8941 returns to the idle condition and wait for a new start condition and valid address.  
During a write, once the WM8941 has acknowledged a correct address, the controller sends the first  
byte of control data (B15 to B8, i.e. the WM8941 register address plus the first bit of register data).  
The WM8941 then acknowledges the first data byte by pulling SDIN low for one clock pulse. The  
controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register  
data), and the WM8941 acknowledges again by pulling SDIN low.  
Transfers are complete when there is a low to high transition on SDIN while SCLK is high. After a  
complete sequence the WM8941 returns to the idle state and waits for another start condition. If a  
start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN  
changes while SCLK is high), the device jumps to the idle condition.  
Figure 45 2-Wire Serial Control Interface  
In 2-wire mode the WM8941 has a fixed device address, 0011010.  
RESETTING THE CHIP  
The WM8941 can be reset by performing a write of any value to the software reset register (address  
0 hex). This will cause all register values to be reset to their default values. In addition to this there  
is a Power-On Reset (POR) circuit which ensures that the registers are set to default when the  
device is powered up.  
POWER SUPPLIES  
The WM8941 requires four separate power supplies:  
AVDD and AGND: Analogue supply, powers all analogue functions except the speaker output and  
mono output drivers. AVDD can range from 2.5V to 3.6V and has the most significant impact on  
overall power consumption (except for power consumed in the headphone). A larger AVDD slightly  
improves audio quality.  
SPKVDD and SPKGND: Headphone and Speaker supplies, power the speaker and mono output  
drivers. SPKVDD can range from 2.5V to 3.3V. SPKVDD can be tied to AVDD, but it requires  
separate layout and decoupling capacitors to curb harmonic distortion. With a larger SPKVDD,  
louder headphone and speaker outputs can be achieved with lower distortion. If SPKVDD is lower  
than AVDD, the output signal may be clipped.  
DVDD: Digital core supply, powers all digital functions except the audio and control interfaces.  
DVDD can range from 1.71V to 3.6V, and has no effect on audio quality. The return path for DVDD  
is DGND.  
It is possible to use the same supply voltage for all four supplies. However, digital and analogue  
supplies should be routed and decoupled separately on the PCB to keep digital switching noise out  
of the analogue signal paths.  
PP, Rev 3.3, December 2007  
71  
w
 复制成功!