欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8904CGEFL/V 参数 Datasheet PDF下载

WM8904CGEFL/V图片预览
型号: WM8904CGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗编解码器用于便携式音频应用 [Ultra Low Power CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器电信集成电路便携式PC
文件页数/大小: 188 页 / 1824 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8904CGEFL/V的Datasheet PDF文件第67页浏览型号WM8904CGEFL/V的Datasheet PDF文件第68页浏览型号WM8904CGEFL/V的Datasheet PDF文件第69页浏览型号WM8904CGEFL/V的Datasheet PDF文件第70页浏览型号WM8904CGEFL/V的Datasheet PDF文件第72页浏览型号WM8904CGEFL/V的Datasheet PDF文件第73页浏览型号WM8904CGEFL/V的Datasheet PDF文件第74页浏览型号WM8904CGEFL/V的Datasheet PDF文件第75页  
Pre-Production  
WM8904  
OUTPUT SIGNAL PATH  
The outputs HPOUTL and LINEOUTL are normally derived from the Left DAC output, whilst the  
outputs HPOUTR and LINEOUTR are normally derived from the Right DAC output, as illustrated in  
Figure 37. A multiplexer is provided on each output path to select the BYPASSL or BYPASSR  
analogue input signals in place of the DAC outputs.  
A feedback path for common mode noise rejection is provided at HPOUTFB and LINEOUTFB for the  
Headphone and Line outputs respectively. This pin must be connected to ground for normal  
operation.  
Each analogue output can be separately enabled; independent volume control is also provided for  
each output. The output signal paths and associated control registers are illustrated in Figure 37. See  
“Analogue Outputs” for details of the external connections to these outputs.  
HPOUTL_MUTE  
HPOUT_VU  
HPOUTLZC  
HPOUTL_VOL  
(-57dB to +6dB, 1 dB steps)  
M
U
X
BYPASSL  
HPOUTL  
HPOUTFB  
HPOUTR  
HPL_PGA_ENA  
HPL_BYP_ENA  
M
U
X
DAC L  
HPR_PGA_ENA  
HPOUTR_MUTE  
HPOUT_VU  
HPR_BYP_ENA  
HPOUTRZC  
HPOUTR_VOL  
(-57dB to +6dB, 1 dB steps)  
LINEOUTL_MUTE  
LINEOUT_VU  
LINEOUTLZC  
LINEOUTL_VOL  
(-57dB to +6dB, 1 dB steps)  
M
U
X
DAC R  
LINEOUTL  
LINEOUTFB  
LINEOUTR  
LINEOUTL_PGA_ENA  
LINEOUTL_BYP_ENA  
M
U
X
BYPASSR  
LINEOUTR_PGA_ENA  
LINEOUTR_MUTE  
LINEOUT_VU  
LINEOUTR_BYP_ENA  
LINEOUTRZC  
LINEOUTR_VOL  
(-57dB to +6dB, 1 dB steps)  
AVDD  
DCVDD  
DC  
Servo  
HPOUT and LINEOUT  
drivers  
CHARGE PUMP  
Figure 37 Output Signal Path and Control Registers  
PP, Rev 3.3, September 2012  
71  
w
 复制成功!