欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8750-EV1M 参数 Datasheet PDF下载

WM8750-EV1M图片预览
型号: WM8750-EV1M
PDF下载: 下载PDF文件 查看货源
内容描述: 评估板用户手册 [Evaluation Board User Handbook]
分类和应用:
文件页数/大小: 48 页 / 1043 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8750-EV1M的Datasheet PDF文件第38页浏览型号WM8750-EV1M的Datasheet PDF文件第39页浏览型号WM8750-EV1M的Datasheet PDF文件第40页浏览型号WM8750-EV1M的Datasheet PDF文件第41页浏览型号WM8750-EV1M的Datasheet PDF文件第43页浏览型号WM8750-EV1M的Datasheet PDF文件第44页浏览型号WM8750-EV1M的Datasheet PDF文件第45页浏览型号WM8750-EV1M的Datasheet PDF文件第46页  
WM8750-EV1M  
ADDITIONAL WM8750-EV1B SETUP RECOMMENDATIONS  
ADC TO DAC LOOPBACK  
Setting up the WM8750-EV1 in loopback mode allows an analogue signal to be applied to  
L/RLINE_IN1, passed through the ADC, looped into the DAC and output on the L/ROUT  
outputs.  
DBVDD  
+1.8V  
to  
AVDD  
+1.8V  
to  
DGND  
+3.6V  
+3.6V  
AGND  
PARALLEL PORT  
J5  
J4  
J1  
J2  
+5V  
J8  
J6  
RLINE  
IN1  
DCVDD  
+1.42V  
to  
SW1  
P E O  
N
0
J10  
SW3  
6
4
5
3
1
2
1
+3.6V  
SW2  
J11  
SW4  
LLINE  
IN1  
H1  
J13  
RLINE -  
IN2  
SW6  
J17  
J15  
SW5  
SW7  
J18  
J20  
ADCDAT  
and  
DACDAT  
need to be  
linked.  
OPT  
_IN  
LLINE  
IN2  
J24  
J23  
The SPDIF input is  
required to provide  
clocks for the  
WM8750 audio  
interface.  
J21  
J25  
SPDIF_  
IN  
H2  
RLINE  
IN3  
SW8  
SW9  
SW27  
SW28  
1
1
J33  
J32  
SPDIF_  
OUT  
1
1
J35  
J34  
J37  
1
1
J31  
SW36  
LLINE  
IN3  
J38  
1
1
J47  
HPVDD  
+1.8V  
to  
+3.6V  
Figure 32 Recommended ADC to DAC Loopback Setup  
Note: Pin 6 of H1 MUST be linked to pin 9 of H2. A digital input must also be applied to U3  
or J19 so that the correct clocks are supplied to the WM8750.  
Rev 2.0, February 2005  
42  
w
 复制成功!