欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8716SEDS 参数 Datasheet PDF下载

WM8716SEDS图片预览
型号: WM8716SEDS
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能24位, 192kHz的立体声DAC [High Performance 24-bit, 192kHz Stereo DAC]
分类和应用: 转换器光电二极管
文件页数/大小: 27 页 / 301 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8716SEDS的Datasheet PDF文件第9页浏览型号WM8716SEDS的Datasheet PDF文件第10页浏览型号WM8716SEDS的Datasheet PDF文件第11页浏览型号WM8716SEDS的Datasheet PDF文件第12页浏览型号WM8716SEDS的Datasheet PDF文件第14页浏览型号WM8716SEDS的Datasheet PDF文件第15页浏览型号WM8716SEDS的Datasheet PDF文件第16页浏览型号WM8716SEDS的Datasheet PDF文件第17页  
Production Data  
WM8716  
SOFTWARE CONTROL INTERFACE  
The WM8716 can be controlled using a 3-wire serial interface. MD/DM0 (pin 26) is used for the  
program data, MC/DM1 (pin 22) is used to clock in the program data and ML/I2S (pin 28) is use to  
latch in the program data. The 3-wire interface protocol is shown in Figure 6. CSB/IWO (pin 23) must  
be low when writing.  
ML/I2S (PIN 28)  
MC/DM1 (PIN 27)  
MD/DM0 (PIN 26)  
B15 B14 B13  
B2  
B1  
B0  
Figure 6 Three-Wire Serial Interface  
REGISTER MAP  
WM8716 controls the special functions using 4 program registers, which are 16-bits long. These  
registers are all loaded through input pin MD/DM0. After the 16 data bits are clocked in, ML/I2S is  
used to latch in the data to the appropriate register. Table 5 shows the complete mapping of the  
4 registers. Note that in hardware differential mode and 8X modes, software control is not available.  
The hardware differential mode (Diff[1:0]) clock loss detector disable (CDD) can only be accessed by  
writing to M2[8:5] with the pattern 1111. Register M4 is then accessible by setting A[2:0] to 110.  
B15  
B14  
B13  
B12  
B11  
B10  
B9  
B8  
B7  
AL7  
AR7  
-
B6  
AL6  
AR6  
-
B5  
AL5  
AR5  
-
B4  
AL4  
AR4  
IW1  
B3  
AL3  
AR3  
B2  
AL2  
AR2  
B1  
AL1  
AR1  
B0  
AL0  
AR0  
M0  
M1  
M2  
M3  
M4  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
A2 (0) A1(0) A0(0) LDL  
A2(0) A1(0) A0(1) LDR  
A2(0) A1(1) A0(0)  
A2(0) A1(1) A0(1) IZD  
A2(1) A1(1) A0(0)  
-
IW0 OPE DEM MUT  
SF1  
-
SF0  
CK0 REV SR0 ATC LRP  
I2S  
-
CDD DIFF1 DIFF0  
-
-
-
-
Table 5 Mapping of Program Registers  
w
PD Rev 4.1September 2006  
13