欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8580AGEFTRV 参数 Datasheet PDF下载

WM8580AGEFTRV图片预览
型号: WM8580AGEFTRV
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道编解码器S / PDIF收发器 [Multichannel CODEC with S/PDIF Transceiver]
分类和应用: 解码器编解码器光电二极管
文件页数/大小: 97 页 / 1142 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8580AGEFTRV的Datasheet PDF文件第28页浏览型号WM8580AGEFTRV的Datasheet PDF文件第29页浏览型号WM8580AGEFTRV的Datasheet PDF文件第30页浏览型号WM8580AGEFTRV的Datasheet PDF文件第31页浏览型号WM8580AGEFTRV的Datasheet PDF文件第33页浏览型号WM8580AGEFTRV的Datasheet PDF文件第34页浏览型号WM8580AGEFTRV的Datasheet PDF文件第35页浏览型号WM8580AGEFTRV的Datasheet PDF文件第36页  
WM8580  
Production Data  
INFINITE ZERO DETECT  
Setting the IZD register bit will enable the internal Infinite Zero Detect function:  
REGISTER ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
R16  
DAC Control 2  
10h  
7
IZD  
0
Infinite zero detection circuit control  
and automute control  
0 = Infinite zero detect automute  
disabled  
1 = Infinite zero detect automute  
enabled  
Table 21 IZD Register  
With IZD enabled, applying 1024 consecutive zero input samples to a stereo input channel on any  
DAC will cause that stereo channel output to be muted. Mute will be removed as soon as either of  
those stereo channels receives a non-zero input.  
PD Rev 4.3 August 2007  
32  
w
 复制成功!