欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8195_05 参数 Datasheet PDF下载

WM8195_05图片预览
型号: WM8195_05
PDF下载: 下载PDF文件 查看货源
内容描述: 14位12MSPS CIS / CCD模拟前端/数字转换器 [14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser]
分类和应用: 转换器
文件页数/大小: 33 页 / 374 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8195_05的Datasheet PDF文件第3页浏览型号WM8195_05的Datasheet PDF文件第4页浏览型号WM8195_05的Datasheet PDF文件第5页浏览型号WM8195_05的Datasheet PDF文件第6页浏览型号WM8195_05的Datasheet PDF文件第8页浏览型号WM8195_05的Datasheet PDF文件第9页浏览型号WM8195_05的Datasheet PDF文件第10页浏览型号WM8195_05的Datasheet PDF文件第11页  
Production Data  
WM8195  
ELECTRICAL CHARACTERISTICS  
Test Conditions  
AVDD1 = AVDD2 = DVDD1 = DVDD2 = DVDD3 =4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz unless  
otherwise stated.  
PARAMETER  
SYMBOL  
TEST  
MIN  
TYP  
MAX  
UNIT  
CONDITIONS  
Overall System Specification (including 14-bit ADC, PGA, Offset and CDS functions)  
NO MISSING CODES GUARANTEED  
Conversion rate  
12  
0.4  
MSPS  
Vp-p  
Vp-p  
V
Full-scale input voltage range  
(see Note 1)  
Max Gain  
Min Gain  
4.08  
Input signal limits (see Note 2)  
Full-scale transition error  
VIN  
0
AVDD  
Gain = 0dB;  
PGA[7:0] = 4B(hex)  
20  
20  
mV  
Zero-scale transition error  
Gain = 0dB;  
mV  
PGA[7:0] = 4B(hex)  
Differential non-linearity  
Integral non-linearity  
DNL  
INL  
1.25  
LSB  
LSB  
8
1
1
3
Channel to channel gain matching  
Total output noise  
%
Min Gain  
Max Gain  
LSB rms  
LSB rms  
References  
Upper reference voltage  
VRT  
VRB  
VRX  
VRTB  
2.85  
1.35  
1.65  
1.5  
V
V
V
V
Lower reference voltage  
Input return bias voltage  
Diff. reference voltage (VRT-VRB)  
Output resistance VRT, VRB, VRX  
VRLC/Reset-Level Clamp (RLC)  
RLC switching impedance  
VRLC short-circuit current  
VRLC output resistance  
1.4  
1.6  
1
50  
5
mA  
2
VRLC Hi-Z leakage current  
RLCDAC resolution  
VRLC = 0 to AVDD  
1
µA  
4
bits  
V/step  
V/step  
V
RLCDAC step size, RLCDAC = 0  
RLCDAC step size, RLCDAC = 1  
VRLCSTEP  
VRLCSTEP  
VRLCBOT  
0.25  
0.17  
0.39  
RLCDAC output voltage at  
code 0(hex), RLCDACRNG = 0  
RLCDAC output voltage at  
code 0(hex), RLCDACRNG = 1  
VRLCBOT  
VRLCTOP  
VRLCTOP  
0.26  
4.16  
2.81  
V
V
RLCDAC output voltage at  
code F(hex) RLCDACRNG, = 0  
RLCDAC output voltage at  
V
code F(hex), RLCDACRNG = 1  
VRLC deviation  
-50  
+50  
mV  
Offset DAC, Monotonicity Guaranteed  
Resolution  
8
bits  
LSB  
Differential non-linearity  
Integral non-linearity  
Step size  
DNL  
INL  
0.1  
0.5  
1
0.25  
2.04  
-260  
+260  
LSB  
mV/step  
mV  
Output voltage  
Code 00(hex)  
Code FF(hex)  
mV  
Notes:  
1.  
2.  
Full-scale input voltage denotes the maximum amplitude of the input signal at the specified gain.  
Input signal limits are the limits within which the full-scale input voltage signal must lie.  
PD Rev 4.1 July 2005  
7
w
 复制成功!