Production Data
WM8195
SERIAL INTERFACE
tSPER
tSCKL tSCKH
SCK
tSSU
tSH
SDI
SEN
SDO
tSCE
tSEW tSEC
tSCRDZ
tSERD
tSCRD
ADC
DATA
ADC DATA
MSB
LSB
REGISTER DATA
Figure 5 Serial Interface Timing
Test Conditions
AVDD1 = AVDD2 = DVDD1 = DVDD2 = DVDD3 =4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SCK period
tSPER
41.6
ns
SCK high
tSCKH
tSCKL
tSSU
18.8
18.8
6
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SCK low
SDI set-up time
SDI hold time
tSH
6
SCK to SEN set-up time
SEN to SCK set-up time
SEN pulse width
tSCE
12
12
25
tSEC
tSEW
tSERD
tSCRD
tSCADC
SEN low to SDO = Register data
SCK low to SDO = Register data
SCK low to SDO = ADC data
30
30
30
Note: Parameters are measured at 50% of the rising/falling edge.
PD Rev 4.1 July 2005
11
w
WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
