欢迎访问ic37.com |
会员登录 免费注册
发布采购

W9412G6JH-5 参数 Datasheet PDF下载

W9412G6JH-5图片预览
型号: W9412G6JH-5
PDF下载: 下载PDF文件 查看货源
内容描述: 双倍数据速率的架构;每个时钟周期2的数据传输 [Double Data Rate architecture; two data transfers per clock cycle]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率数据传输时钟
文件页数/大小: 53 页 / 1006 K
品牌: WINBOND [ WINBOND ]
 浏览型号W9412G6JH-5的Datasheet PDF文件第13页浏览型号W9412G6JH-5的Datasheet PDF文件第14页浏览型号W9412G6JH-5的Datasheet PDF文件第15页浏览型号W9412G6JH-5的Datasheet PDF文件第16页浏览型号W9412G6JH-5的Datasheet PDF文件第18页浏览型号W9412G6JH-5的Datasheet PDF文件第19页浏览型号W9412G6JH-5的Datasheet PDF文件第20页浏览型号W9412G6JH-5的Datasheet PDF文件第21页  
W9412G6JH  
8. OPERATION MODE  
The following table shows the operation commands.  
8.1 Simplified Truth Table  
DEVICE  
STATE  
BA0,  
BA1  
A0-A9  
,A11  
SYM.  
COMMAND  
CKEn-1 CKEn DM(4)  
A10  
CS  
RAS CAS  
WE  
ACT  
Bank Active  
Bank Precharge  
Precharge All  
Write  
Idle(3)  
Any(3)  
Any  
H
H
H
H
X
X
X
X
X
X
X
X
V
V
X
V
V
L
V
X
X
V
L
L
L
L
L
L
H
H
H
L
H
L
L
L
PRE  
PREA  
WRIT  
H
L
L
Active(3)  
H
Write with Auto-  
precharge  
WRITA  
READ  
READA  
MRS  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
V
V
H
L
V
V
V
C
V
L
L
L
L
L
H
H
H
L
L
L
L
L
L
L
H
H
L
Read  
Read with Auto-  
precharge  
V
H
C
V
Mode Register Set  
L, L  
H, L  
Extended Mode  
Register Set  
EMRS  
Idle  
L
L
NOP  
BST  
No Operation  
Any  
Active  
Any  
H
H
H
H
X
X
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
L
H
H
X
L
H
H
X
L
H
L
Burst Read Stop  
Device Deselect  
Auto Refresh  
DSL  
H
L
X
H
AREF  
Idle  
Self Refresh  
Entry  
SELF  
Idle  
H
L
L
X
X
X
X
X
X
X
X
L
L
L
H
H
L
X
H
X
H
X
X
H
X
H
X
X
X
X
X
X
Idle (Self  
Refresh)  
SELEX  
Self Refresh Exit  
H
H
L
Power Down  
Mode Entry  
Idle/  
PD  
H
L
L
X
X
X
X
X
X
X
X
Active(5)  
Any  
(Power  
Down)  
H
Power Down  
Mode Exit  
PDEX  
H
L
H
H
X
WDE  
WDD  
Data Write Enable  
Data Write Disable  
Active  
Active  
H
H
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
Notes  
1. V = Valid X = Don’t Care L = Low level H = High level  
2. CKEn signal is input level when commands are issued.  
CKEn-1 signal is input level one clock cycle before the commands are issued.  
3. These are state designated by the BA0, BA1 signals.  
4. LDM, UDM (W9412G6JH).  
5. Power Down Mode can not entry in the burst cycle.  
Publication Release Date: Nov. 29, 2011  
Revision A03  
- 17 -  
 复制成功!