欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83697 参数 Datasheet PDF下载

W83697图片预览
型号: W83697
PDF下载: 下载PDF文件 查看货源
内容描述: WINBOND I / O [WINBOND I/O]
分类和应用:
文件页数/大小: 167 页 / 1048 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83697的Datasheet PDF文件第49页浏览型号W83697的Datasheet PDF文件第50页浏览型号W83697的Datasheet PDF文件第51页浏览型号W83697的Datasheet PDF文件第52页浏览型号W83697的Datasheet PDF文件第54页浏览型号W83697的Datasheet PDF文件第55页浏览型号W83697的Datasheet PDF文件第56页浏览型号W83697的Datasheet PDF文件第57页  
W83697HF/F  
3.2.8  
Digital Input Register (DI Register) (Read base address + 7)  
The Digital Input Register is an 8-bit read-only register used for diagnostic purposes. In a PC/XT or AT  
only Bit 7 is checked by the BIOS. When the register is read, Bit 7 shows the complement of  
DSKCHG#, while other bits of the data bus remain in tri-state. Bit definitions are as follows:  
7
6
5
4
3
2
1
0
x x x  
x x x  
x
Reserved for the hard disk controller  
x
During a read of this register, these bits are in tri-state  
DSKCHG  
In the PS/2 mode, the bit definitions are as follows:  
7
6
1
5
4
3
1
2
1
0
1
1
HIGH DENS  
DRATE0  
DRATE1  
DSKCHG  
DSKCHG (Bit 7):  
This bit indicates the complement of the DSKCHG# input.  
Bit 6-3: These bits are always a logic 1 during a read.  
DRATE1 DRATE0 (Bit 2, 1):  
These two bits select the data rate of the FDC. Refer to the DR register bits 1 and 0 for the settings  
corresponding to the individual data rates.  
(Bit 0):  
HIGH DENS#  
0
500 KB/S or 1 MB/S data rate (high density FDD)  
1
250 KB/S or 300 KB/S data rate  
In the PS/2 Model 30 mode, the bit definitions are as follows:  
7
6
5
4
3
2
0
1
0
0
0
DRATE0  
DRATE1  
NOPREC  
DMAEN  
DSKCHG  
Publication Release Date: Feb. 2002  
Revision 0.70  
- 44 -  
 复制成功!