欢迎访问ic37.com |
会员登录 免费注册
发布采购

VG3617161ET-8 参数 Datasheet PDF下载

VG3617161ET-8图片预览
型号: VG3617161ET-8
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS同步动态RAM [CMOS Synchronous Dynamic RAM]
分类和应用:
文件页数/大小: 69 页 / 1125 K
品牌: VML [ VANGUARD INTERNATIONAL SEMICONDUCTOR ]
 浏览型号VG3617161ET-8的Datasheet PDF文件第9页浏览型号VG3617161ET-8的Datasheet PDF文件第10页浏览型号VG3617161ET-8的Datasheet PDF文件第11页浏览型号VG3617161ET-8的Datasheet PDF文件第12页浏览型号VG3617161ET-8的Datasheet PDF文件第14页浏览型号VG3617161ET-8的Datasheet PDF文件第15页浏览型号VG3617161ET-8的Datasheet PDF文件第16页浏览型号VG3617161ET-8的Datasheet PDF文件第17页  
VG3617161ET  
1,048,576 x 16 - Bit  
CMOS Synchronous Dynamic RAM  
VIS  
2.5 Command Truth Table for CKE  
CKE  
n-1  
RAS CS RAS  
n
Current state  
CAS  
WE  
Address  
Action  
Notes  
H
L
L
L
L
L
H
X
H
H
H
H
L
X
H
L
X
X
H
H
L
Self refresh  
(SR)  
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
INVALID,CLK(n-1)would exit S.R.  
SR Recovery  
SR Recovery  
ILLEGAL  
ILLEGAL  
2
2
2
2
L
L
X
H
X
X
Maintain S.R.  
Idle after tRC  
H
Self refresh  
recovery  
H
H
L
H
H
X
X
Idle after tRC  
H
H
H
H
H
H
L
H
H
L
L
L
H
L
L
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
ILLEGAL  
ILLEGAL  
Begin clock suspend next cycle  
Begin clock suspend next cycle  
ILLEGAL  
H
L
X
H
H
L
5
5
L
L
L
L
L
ILLEGAL  
H
L
X
X
X
X
X
X
X
X
Exit clock suspend next cycle  
Maintain clock suspend  
INVALID, CLK(n-1) would exit P.D.  
EXIT PD ® Idle  
2
2
L
H
L
X
H
Power down  
(PD)  
X
X
L
L
X
H
X
X
X
X
X
X
Maintain power down mode  
Refer to operations in Operative  
Command Table  
H
H
Both banks  
idle  
H
H
H
H
L
L
H
L
X
H
X
X
Refer to operations in Operative  
Command Table  
Refer to operation in Operative  
Command Table  
H
H
H
H
L
L
L
L
L
L
H
L
X
Op-  
Code  
Refresh  
Refer to operations in Operative  
Command Table  
H
H
H
L
L
L
H
L
L
X
H
L
X
X
H
X
X
X
Refer to operations in Operative  
Command Table  
Refer to operations in Operative  
Command Table  
Refer to operations in Operative  
Command Table  
H
H
L
L
L
L
L
L
L
L
H
L
X
Op-  
Code  
Self refresh  
Refer to operations in Operative  
Command Table  
3
L
X
H
X
X
X
X
X
X
X
X
X
X
Power down  
Refer to operations in Operative  
Command Table  
Begin clock suspend next cycle  
Exit clock suspend next cycle  
Maintain clock suspend  
3
4
H
Any state  
other than  
listed above  
H
L
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Note 1. H : Hight level, L : low level, X : High or low level(Don't care).  
2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied  
before any command other than EXIT.  
3. Power down and Self refresh can be entered only from the both banks idle state.  
4. Must be legal command as defined in Operative Command Table.  
5 .IIIegal if t  
is not satisfied.  
SRX  
Document:1G5-0189  
Rev.1  
Page13  
 复制成功!