欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC864A-2F 参数 Datasheet PDF下载

VSC864A-2F图片预览
型号: VSC864A-2F
PDF下载: 下载PDF文件 查看货源
内容描述: [Digital Time Switch, CQFP344, HEAT SINK, CAVITY-DOWN, CERAMIC, LDCC-344]
分类和应用: 电信电信集成电路
文件页数/大小: 12 页 / 107 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC864A-2F的Datasheet PDF文件第2页浏览型号VSC864A-2F的Datasheet PDF文件第3页浏览型号VSC864A-2F的Datasheet PDF文件第4页浏览型号VSC864A-2F的Datasheet PDF文件第5页浏览型号VSC864A-2F的Datasheet PDF文件第6页浏览型号VSC864A-2F的Datasheet PDF文件第7页浏览型号VSC864A-2F的Datasheet PDF文件第8页浏览型号VSC864A-2F的Datasheet PDF文件第9页  
VITESSE
Data Sheet
Features
• 200 Mb/s Operation
• Duty-cycle Distortion:
10%
• Clocked or Flow-through Operation
• ECL 100K Compatible I/O
1500 ps Output to Output Skew
(clocked mode)
• 25Ω Output Drive
VSC864A-2
200 Mb/s 64 x 64
Crosspoint Switch
• Power Dissipation: 9.4 Watts (Typ.)
• Single Power Supply: -2 V
±
5%
• Commercial (0° to +70° C) or Industrial
(-40° to +85° C) Temperature Ranges
• Full Diagnostic Monitors
• Cascadable for Larger System Requirements
• Package: 344-pin Ceramic LDCC
General Description
The VSC864A-2 is a 64 x 64 crosspoint switch intended for high speed (up to 200 Mb/s) digital data com-
munications applications. This product has 64 data inputs and 64 data outputs. Any input can be multiplexed to
any, some, or all outputs. High speed digital data up to 200 Mb/s can be switched with less than 20% pulse
width distortion. In broadcast mode, any two outputs will exhibit less than 1500 ps of skew. All interfaces are
fully compatible with ECL F100K logic levels. The VSC864A-2 requires only a single -2 V power supply.
A separate Q bus is provided to allow observation of individual internal multiplexer address latches. Since
the VSC864A-2 outputs are capable of driving 25
double-terminated buses with cutoff drivers, the device can
be cascaded to form larger crosspoint switches. The VSC864A-2 Crosspoint Switch can be operated in either
flow-through or synchronous mode by use of internal input and output data registers. In flow-through mode the
data propagation delay is less than 5.8 ns.
The individual address registers in the VSC864A-2 are double buffered. A local strobe signal is used to load
an individual address for each output pin. A global strobe is used to simultaneously activate all 64 destination
addresses.
This product is ideal for high speed digital applications including data distribution for telecommunications,
computer network and multiprocessor switching, and test equipment. In a telecommunications SONET applica-
tion, for example, the VSC864A-2 can be used as an STS-3 protection switch, or in the fabric of a large switch-
ing system.
The VSC864A-2 is packaged in a 344 pin ceramic LDCC package and typically dissipates less than 10 W.
This product is fabricated using Vitesse's simple, high yielding, E/D GaAs MESFET process which achieves
high speed coupled with low power dissipation.
Functional Description
The VSC864A-2 may be used to connect any one of 64 inputs to any combination of 64 output channels,
according to a user defined bit pattern stored in each channel's control latch.
During normal operation, signals flow from inputs (I0 - I63) to output channels (Z0 - Z63) through sixty-
four, 64:1 multiplexers. The traffic pattern is controllable by data previously stored in sixty-four 7-bit control
registers with each register corresponding to an output channel. The first 6 least significant bits in each control
register are reserved for designating the MUX input which will be connected to its corresponding output, the
most significant bit is used to tri-state this output if desired. The 6 LSBs are a binary numerical representation of
the input channel selected (i.e.., 000000 corresponds to I0, 000001 corresponds to I1, etc.).
®
VITESSE
Semiconductor Corporation
Page 1
G52132-0 Rev. 2.0