VSC6134
Datasheet
2.15.15 Client-Side Mid-Chip Loopback with Clock Management
The following figure shows the Client-Side Mid-Chip Loopback mode. This mode is provided to permit
testing of the client-side add and drop paths. The loopback includes client side FEC, DWOH, and
SONET blocks. The Rx clock is also looped back and sent out as the Tx clock.
Figure 49. Client-Side Mid-Chip Loopback Mode
2.15.16 Top-Level Muxes and Mode Configurations
This section describes the top-level muxes for configuring the device in various modes. The
microprocessor configuration bits are located in register address as indicated below. The device-level
mode muxes and their control signals are shown in the following figure.
166 of 438
VMDS-10185 Revision 4.0
July 2006
VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
