欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC8462-BA 参数 Datasheet PDF下载

TMC8462-BA图片预览
型号: TMC8462-BA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual Integrated 100-Mbit Ethernet PHY]
分类和应用:
文件页数/大小: 204 页 / 12251 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC8462-BA的Datasheet PDF文件第102页浏览型号TMC8462-BA的Datasheet PDF文件第103页浏览型号TMC8462-BA的Datasheet PDF文件第104页浏览型号TMC8462-BA的Datasheet PDF文件第105页浏览型号TMC8462-BA的Datasheet PDF文件第107页浏览型号TMC8462-BA的Datasheet PDF文件第108页浏览型号TMC8462-BA的Datasheet PDF文件第109页浏览型号TMC8462-BA的Datasheet PDF文件第110页  
TMC8462 Datasheet Document Revision V1.4 2018-May -09  
106 / 204  
6.4.19.7 Latch1 Time Positive Edge (0x09C0:0x09C7)  
Bit  
Description  
ECAT  
PDI  
Reset Value  
63:0  
Register captures System time at the positive r(ack)/- r/  
0
edge of the Latch1 signal. (w  
ack)*  
Table 115: Register 0x09C0:0x09C7 (Latch1 Time Pos Edge)  
Note  
Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0]  
are read, which guarantees reading a consistent value. Reading this register from  
ECAT clears Latch1 Status 0x09AF.0 if 0x0980.5=0. Writing to this register from  
ECAT is not possible.  
* PDI register function acknowledge by Write command is disabled: Reading this register from PDI if  
0x0980.5=1 clears Latch1 Status 0x09AF.0. Writing to this register from PDI is not possible.  
PDI register function acknowledge by Write command is enabled: Writing this register from PDI if  
0x0980.5=1 clears Latch1 Status 0x09AF.0. Writing to this register from PDI is possible; write value is  
ignored (write 0).  
6.4.19.8 Latch1 Time Negative Edge (0x09C8:0x09CF)  
Bit  
Description  
ECAT  
PDI  
Reset Value  
63:0  
Register captures System time at the negative r(ack)/- r/  
0
edge of the Latch1 signal. (w  
ack)*  
Table 116: Register 0x09C8:0x09CF (Latch1 Time Neg Edge)  
Note  
Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0]  
are read, which guarantees reading a consistent value. Reading this register from  
ECAT clears Latch1 Status 0x09AF.0 if 0x0980.5=0. Writing to this register from  
ECAT is not possible.  
* PDI register function acknowledge by Write command is disabled: Reading this register from PDI if  
0x0980.5=1 clears Latch1 Status 0x09AF.1. Writing to this register from PDI is not possible.  
PDI register function acknowledge by Write command is enabled: Writing this register from PDI if  
0x0980.5=1 clears Latch1 Status 0x09AF.1. Writing to this register from PDI is possible; write value is  
ignored (write 0).  
©2018 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany  
Terms of delivery and rights to technical change reserved.  
Download newest version at www.trinamic.com  
 复制成功!